Google Git
Sign in
foss-eda-tools / third_party / shuttle / sky130 / mpw-001 / slot-040 / f51dd08a1f4716df0cca0a0ebe28f99544cc611c
commitf51dd08a1f4716df0cca0a0ebe28f99544cc611c[log] [tgz]
authorTim Edwards <tim@opencircuitdesign.com>Mon Oct 05 16:30:24 2020 -0400
committerTim Edwards <tim@opencircuitdesign.com>Mon Oct 05 16:30:24 2020 -0400
tree8a3fae4fb6ced7f0ec68ce1a4f401364927e9812
parent89f09245bc3e3669420ed982c7f18f365b9f5e15 [diff]
Added a simple power-on-reset circuit with schmitt trigger output, and
decoupled the reset pin from the porb/porb_h.  The reset for the
housekeeping SPI remains connected to porb and not the reset pin, so
that the processor can be put in reset but the housekeeping SPI can
be accessed in that state.  That prevents the user from bricking the
system by having a program override the housekeeping SPI and then get
into an erroneous state.
8 files changed
tree: 8a3fae4fb6ced7f0ec68ce1a4f401364927e9812
  1. doc/
  2. verilog/
  3. README.md
README.md

CIIC Harness (Phase 1)

A template SoC for Google SKY130 free shuttles. It is still WIP. The current SoC architecture is given below.

Managment SoC

The managment SoC runs firmware taht can be used to:

  • Configure Mega Project I/O pads
  • Observe and control Mega Project signals (through on-chip logic analyzer probes)
  • Control the Mega Project power supply

The memory map of the management SoC is given below

Mega Project Area

This is the user space. It has limitted silicon area (???) as well as a fixed number of I/O pads (???). The repoo contains a sample mega project that contains a binary 32-bit up counter.

The firmware running on the Management Area SoC, configures the I/O pads used by the counter and uses the logic probes to observe/control the counter. Three firmware examples are provided:

  1. Configure the Mega Project I/O pads as o/p. Observe the counter value in the testbench: IO_Ports Test.
  2. Configure the Mega Project I/O pads as o/p. Use the Chip LA to load the counter and observe the o/p till it reaches 500: LA_Test1.
  3. Configure the Mega Project I/O pads as o/p. Use the Chip LA to control the clock source and reset signals and observe the counter value for five clock cylcles: LA_Test2.