| |
| |
| module sb_0__2_ |
| ( pReset, chanx_right_in, right_top_grid_pin_1_, right_bottom_grid_pin_36_, right_bottom_grid_pin_37_, right_bottom_grid_pin_38_, right_bottom_grid_pin_39_, right_bottom_grid_pin_40_, right_bottom_grid_pin_41_, right_bottom_grid_pin_42_, right_bottom_grid_pin_43_, chany_bottom_in, bottom_left_grid_pin_1_, ccff_head, chanx_right_out, chany_bottom_out, ccff_tail, SC_IN_TOP, SC_OUT_BOT, pReset_E_in, pReset_S_out, prog_clk_0_E_in ); |
| input [0:0] pReset; |
| input [0:29] chanx_right_in; |
| input [0:0] right_top_grid_pin_1_; |
| input [0:0] right_bottom_grid_pin_36_; |
| input [0:0] right_bottom_grid_pin_37_; |
| input [0:0] right_bottom_grid_pin_38_; |
| input [0:0] right_bottom_grid_pin_39_; |
| input [0:0] right_bottom_grid_pin_40_; |
| input [0:0] right_bottom_grid_pin_41_; |
| input [0:0] right_bottom_grid_pin_42_; |
| input [0:0] right_bottom_grid_pin_43_; |
| input [0:29] chany_bottom_in; |
| input [0:0] bottom_left_grid_pin_1_; |
| input [0:0] ccff_head; |
| output [0:29] chanx_right_out; |
| output [0:29] chany_bottom_out; |
| output [0:0] ccff_tail; |
| input SC_IN_TOP; |
| output SC_OUT_BOT; |
| input pReset_E_in; |
| output pReset_S_out; |
| input prog_clk_0_E_in; |
| |
| wire [0:1] mux_2level_tapbuf_size2_0_sram; |
| wire [0:1] mux_2level_tapbuf_size2_10_sram; |
| wire [0:1] mux_2level_tapbuf_size2_11_sram; |
| wire [0:1] mux_2level_tapbuf_size2_12_sram; |
| wire [0:1] mux_2level_tapbuf_size2_13_sram; |
| wire [0:1] mux_2level_tapbuf_size2_14_sram; |
| wire [0:1] mux_2level_tapbuf_size2_15_sram; |
| wire [0:1] mux_2level_tapbuf_size2_16_sram; |
| wire [0:1] mux_2level_tapbuf_size2_17_sram; |
| wire [0:1] mux_2level_tapbuf_size2_18_sram; |
| wire [0:1] mux_2level_tapbuf_size2_19_sram; |
| wire [0:1] mux_2level_tapbuf_size2_1_sram; |
| wire [0:1] mux_2level_tapbuf_size2_20_sram; |
| wire [0:1] mux_2level_tapbuf_size2_21_sram; |
| wire [0:1] mux_2level_tapbuf_size2_22_sram; |
| wire [0:1] mux_2level_tapbuf_size2_23_sram; |
| wire [0:1] mux_2level_tapbuf_size2_24_sram; |
| wire [0:1] mux_2level_tapbuf_size2_25_sram; |
| wire [0:1] mux_2level_tapbuf_size2_26_sram; |
| wire [0:1] mux_2level_tapbuf_size2_2_sram; |
| wire [0:1] mux_2level_tapbuf_size2_3_sram; |
| wire [0:1] mux_2level_tapbuf_size2_4_sram; |
| wire [0:1] mux_2level_tapbuf_size2_5_sram; |
| wire [0:1] mux_2level_tapbuf_size2_6_sram; |
| wire [0:1] mux_2level_tapbuf_size2_7_sram; |
| wire [0:1] mux_2level_tapbuf_size2_8_sram; |
| wire [0:1] mux_2level_tapbuf_size2_9_sram; |
| wire [0:0] mux_2level_tapbuf_size2_mem_0_ccff_tail; |
| wire [0:0] mux_2level_tapbuf_size2_mem_10_ccff_tail; |
| wire [0:0] mux_2level_tapbuf_size2_mem_11_ccff_tail; |
| wire [0:0] mux_2level_tapbuf_size2_mem_12_ccff_tail; |
| wire [0:0] mux_2level_tapbuf_size2_mem_13_ccff_tail; |
| wire [0:0] mux_2level_tapbuf_size2_mem_14_ccff_tail; |
| wire [0:0] mux_2level_tapbuf_size2_mem_15_ccff_tail; |
| wire [0:0] mux_2level_tapbuf_size2_mem_16_ccff_tail; |
| wire [0:0] mux_2level_tapbuf_size2_mem_17_ccff_tail; |
| wire [0:0] mux_2level_tapbuf_size2_mem_18_ccff_tail; |
| wire [0:0] mux_2level_tapbuf_size2_mem_19_ccff_tail; |
| wire [0:0] mux_2level_tapbuf_size2_mem_1_ccff_tail; |
| wire [0:0] mux_2level_tapbuf_size2_mem_20_ccff_tail; |
| wire [0:0] mux_2level_tapbuf_size2_mem_21_ccff_tail; |
| wire [0:0] mux_2level_tapbuf_size2_mem_22_ccff_tail; |
| wire [0:0] mux_2level_tapbuf_size2_mem_23_ccff_tail; |
| wire [0:0] mux_2level_tapbuf_size2_mem_24_ccff_tail; |
| wire [0:0] mux_2level_tapbuf_size2_mem_25_ccff_tail; |
| wire [0:0] mux_2level_tapbuf_size2_mem_2_ccff_tail; |
| wire [0:0] mux_2level_tapbuf_size2_mem_3_ccff_tail; |
| wire [0:0] mux_2level_tapbuf_size2_mem_4_ccff_tail; |
| wire [0:0] mux_2level_tapbuf_size2_mem_5_ccff_tail; |
| wire [0:0] mux_2level_tapbuf_size2_mem_6_ccff_tail; |
| wire [0:0] mux_2level_tapbuf_size2_mem_7_ccff_tail; |
| wire [0:0] mux_2level_tapbuf_size2_mem_8_ccff_tail; |
| wire [0:0] mux_2level_tapbuf_size2_mem_9_ccff_tail; |
| wire [0:1] mux_2level_tapbuf_size3_0_sram; |
| wire [0:1] mux_2level_tapbuf_size3_1_sram; |
| wire [0:0] mux_2level_tapbuf_size3_mem_0_ccff_tail; |
| wire [0:0] mux_2level_tapbuf_size3_mem_1_ccff_tail; |
| wire [0:3] mux_2level_tapbuf_size4_0_sram; |
| wire [0:3] mux_2level_tapbuf_size4_1_sram; |
| wire [0:3] mux_2level_tapbuf_size4_2_sram; |
| wire [0:3] mux_2level_tapbuf_size4_3_sram; |
| wire [0:3] mux_2level_tapbuf_size4_4_sram; |
| wire [0:3] mux_2level_tapbuf_size4_5_sram; |
| wire [0:0] mux_2level_tapbuf_size4_mem_0_ccff_tail; |
| wire [0:0] mux_2level_tapbuf_size4_mem_1_ccff_tail; |
| wire [0:0] mux_2level_tapbuf_size4_mem_2_ccff_tail; |
| wire [0:0] mux_2level_tapbuf_size4_mem_3_ccff_tail; |
| wire [0:0] mux_2level_tapbuf_size4_mem_4_ccff_tail; |
| wire [0:0] mux_2level_tapbuf_size4_mem_5_ccff_tail; |
| wire [0:1] mux_bottom_track_13_undriven_sram_inv; |
| wire [0:1] mux_bottom_track_1_undriven_sram_inv; |
| wire [0:1] mux_bottom_track_29_undriven_sram_inv; |
| wire [0:1] mux_bottom_track_45_undriven_sram_inv; |
| wire [0:1] mux_bottom_track_7_undriven_sram_inv; |
| wire [0:3] mux_right_track_0_undriven_sram_inv; |
| wire [0:3] mux_right_track_10_undriven_sram_inv; |
| wire [0:1] mux_right_track_12_undriven_sram_inv; |
| wire [0:1] mux_right_track_14_undriven_sram_inv; |
| wire [0:1] mux_right_track_16_undriven_sram_inv; |
| wire [0:1] mux_right_track_18_undriven_sram_inv; |
| wire [0:1] mux_right_track_20_undriven_sram_inv; |
| wire [0:1] mux_right_track_22_undriven_sram_inv; |
| wire [0:1] mux_right_track_24_undriven_sram_inv; |
| wire [0:1] mux_right_track_26_undriven_sram_inv; |
| wire [0:1] mux_right_track_28_undriven_sram_inv; |
| wire [0:3] mux_right_track_2_undriven_sram_inv; |
| wire [0:1] mux_right_track_30_undriven_sram_inv; |
| wire [0:1] mux_right_track_32_undriven_sram_inv; |
| wire [0:1] mux_right_track_34_undriven_sram_inv; |
| wire [0:1] mux_right_track_36_undriven_sram_inv; |
| wire [0:1] mux_right_track_38_undriven_sram_inv; |
| wire [0:1] mux_right_track_40_undriven_sram_inv; |
| wire [0:1] mux_right_track_42_undriven_sram_inv; |
| wire [0:1] mux_right_track_44_undriven_sram_inv; |
| wire [0:1] mux_right_track_46_undriven_sram_inv; |
| wire [0:1] mux_right_track_48_undriven_sram_inv; |
| wire [0:3] mux_right_track_4_undriven_sram_inv; |
| wire [0:1] mux_right_track_50_undriven_sram_inv; |
| wire [0:1] mux_right_track_52_undriven_sram_inv; |
| wire [0:1] mux_right_track_54_undriven_sram_inv; |
| wire [0:1] mux_right_track_56_undriven_sram_inv; |
| wire [0:1] mux_right_track_58_undriven_sram_inv; |
| wire [0:3] mux_right_track_6_undriven_sram_inv; |
| wire [0:3] mux_right_track_8_undriven_sram_inv; |
| wire prog_clk_0; |
| wire [0:0] prog_clk; |
| assign chany_bottom_out[28] = chanx_right_in[0]; |
| assign chany_bottom_out[27] = chanx_right_in[1]; |
| assign chany_bottom_out[26] = chanx_right_in[2]; |
| assign chany_bottom_out[25] = chanx_right_in[3]; |
| assign chany_bottom_out[24] = chanx_right_in[4]; |
| assign chany_bottom_out[23] = chanx_right_in[5]; |
| assign chany_bottom_out[21] = chanx_right_in[7]; |
| assign chany_bottom_out[20] = chanx_right_in[8]; |
| assign chany_bottom_out[19] = chanx_right_in[9]; |
| assign chany_bottom_out[18] = chanx_right_in[10]; |
| assign chany_bottom_out[17] = chanx_right_in[11]; |
| assign chany_bottom_out[16] = chanx_right_in[12]; |
| assign chany_bottom_out[15] = chanx_right_in[13]; |
| assign chany_bottom_out[13] = chanx_right_in[15]; |
| assign chany_bottom_out[12] = chanx_right_in[16]; |
| assign chany_bottom_out[11] = chanx_right_in[17]; |
| assign chany_bottom_out[10] = chanx_right_in[18]; |
| assign chany_bottom_out[9] = chanx_right_in[19]; |
| assign chany_bottom_out[8] = chanx_right_in[20]; |
| assign chany_bottom_out[7] = chanx_right_in[21]; |
| assign chany_bottom_out[5] = chanx_right_in[23]; |
| assign chany_bottom_out[4] = chanx_right_in[24]; |
| assign chany_bottom_out[2] = chanx_right_in[26]; |
| assign chany_bottom_out[1] = chanx_right_in[27]; |
| assign chany_bottom_out[29] = chanx_right_in[29]; |
| assign SC_OUT_BOT = SC_IN_TOP; |
| assign prog_clk_0 = prog_clk; |
| |
| mux_2level_tapbuf_size4 |
| mux_right_track_0 |
| ( |
| .in({ right_top_grid_pin_1_[0], right_bottom_grid_pin_38_[0], right_bottom_grid_pin_41_[0], chany_bottom_in[28] }), |
| .sram(mux_2level_tapbuf_size4_0_sram[0:3]), |
| .sram_inv(mux_right_track_0_undriven_sram_inv[0:3]), |
| .out(chanx_right_out[0]) |
| ); |
| |
| |
| mux_2level_tapbuf_size4 |
| mux_right_track_2 |
| ( |
| .in({ right_bottom_grid_pin_36_[0], right_bottom_grid_pin_39_[0], right_bottom_grid_pin_42_[0], chany_bottom_in[27] }), |
| .sram(mux_2level_tapbuf_size4_1_sram[0:3]), |
| .sram_inv(mux_right_track_2_undriven_sram_inv[0:3]), |
| .out(chanx_right_out[1]) |
| ); |
| |
| |
| mux_2level_tapbuf_size4 |
| mux_right_track_4 |
| ( |
| .in({ right_bottom_grid_pin_37_[0], right_bottom_grid_pin_40_[0], right_bottom_grid_pin_43_[0], chany_bottom_in[26] }), |
| .sram(mux_2level_tapbuf_size4_2_sram[0:3]), |
| .sram_inv(mux_right_track_4_undriven_sram_inv[0:3]), |
| .out(chanx_right_out[2]) |
| ); |
| |
| |
| mux_2level_tapbuf_size4 |
| mux_right_track_6 |
| ( |
| .in({ right_top_grid_pin_1_[0], right_bottom_grid_pin_38_[0], right_bottom_grid_pin_41_[0], chany_bottom_in[25] }), |
| .sram(mux_2level_tapbuf_size4_3_sram[0:3]), |
| .sram_inv(mux_right_track_6_undriven_sram_inv[0:3]), |
| .out(chanx_right_out[3]) |
| ); |
| |
| |
| mux_2level_tapbuf_size4 |
| mux_right_track_8 |
| ( |
| .in({ right_bottom_grid_pin_36_[0], right_bottom_grid_pin_39_[0], right_bottom_grid_pin_42_[0], chany_bottom_in[24] }), |
| .sram(mux_2level_tapbuf_size4_4_sram[0:3]), |
| .sram_inv(mux_right_track_8_undriven_sram_inv[0:3]), |
| .out(chanx_right_out[4]) |
| ); |
| |
| |
| mux_2level_tapbuf_size4 |
| mux_right_track_10 |
| ( |
| .in({ right_bottom_grid_pin_37_[0], right_bottom_grid_pin_40_[0], right_bottom_grid_pin_43_[0], chany_bottom_in[23] }), |
| .sram(mux_2level_tapbuf_size4_5_sram[0:3]), |
| .sram_inv(mux_right_track_10_undriven_sram_inv[0:3]), |
| .out(chanx_right_out[5]) |
| ); |
| |
| |
| mux_2level_tapbuf_size4_mem |
| mem_right_track_0 |
| ( |
| .pReset(pReset[0]), |
| .prog_clk(prog_clk[0]), |
| .ccff_head(ccff_head[0]), |
| .ccff_tail(mux_2level_tapbuf_size4_mem_0_ccff_tail[0]), |
| .mem_out(mux_2level_tapbuf_size4_0_sram[0:3]) |
| ); |
| |
| |
| mux_2level_tapbuf_size4_mem |
| mem_right_track_2 |
| ( |
| .pReset(pReset[0]), |
| .prog_clk(prog_clk[0]), |
| .ccff_head(mux_2level_tapbuf_size4_mem_0_ccff_tail[0]), |
| .ccff_tail(mux_2level_tapbuf_size4_mem_1_ccff_tail[0]), |
| .mem_out(mux_2level_tapbuf_size4_1_sram[0:3]) |
| ); |
| |
| |
| mux_2level_tapbuf_size4_mem |
| mem_right_track_4 |
| ( |
| .pReset(pReset[0]), |
| .prog_clk(prog_clk[0]), |
| .ccff_head(mux_2level_tapbuf_size4_mem_1_ccff_tail[0]), |
| .ccff_tail(mux_2level_tapbuf_size4_mem_2_ccff_tail[0]), |
| .mem_out(mux_2level_tapbuf_size4_2_sram[0:3]) |
| ); |
| |
| |
| mux_2level_tapbuf_size4_mem |
| mem_right_track_6 |
| ( |
| .pReset(pReset[0]), |
| .prog_clk(prog_clk[0]), |
| .ccff_head(mux_2level_tapbuf_size4_mem_2_ccff_tail[0]), |
| .ccff_tail(mux_2level_tapbuf_size4_mem_3_ccff_tail[0]), |
| .mem_out(mux_2level_tapbuf_size4_3_sram[0:3]) |
| ); |
| |
| |
| mux_2level_tapbuf_size4_mem |
| mem_right_track_8 |
| ( |
| .pReset(pReset[0]), |
| .prog_clk(prog_clk[0]), |
| .ccff_head(mux_2level_tapbuf_size4_mem_3_ccff_tail[0]), |
| .ccff_tail(mux_2level_tapbuf_size4_mem_4_ccff_tail[0]), |
| .mem_out(mux_2level_tapbuf_size4_4_sram[0:3]) |
| ); |
| |
| |
| mux_2level_tapbuf_size4_mem |
| mem_right_track_10 |
| ( |
| .pReset(pReset[0]), |
| .prog_clk(prog_clk[0]), |
| .ccff_head(mux_2level_tapbuf_size4_mem_4_ccff_tail[0]), |
| .ccff_tail(mux_2level_tapbuf_size4_mem_5_ccff_tail[0]), |
| .mem_out(mux_2level_tapbuf_size4_5_sram[0:3]) |
| ); |
| |
| |
| mux_2level_tapbuf_size2 |
| mux_right_track_12 |
| ( |
| .in({ right_top_grid_pin_1_[0], chany_bottom_in[22] }), |
| .sram(mux_2level_tapbuf_size2_0_sram[0:1]), |
| .sram_inv(mux_right_track_12_undriven_sram_inv[0:1]), |
| .out(chanx_right_out[6]) |
| ); |
| |
| |
| mux_2level_tapbuf_size2 |
| mux_right_track_14 |
| ( |
| .in({ right_bottom_grid_pin_36_[0], chany_bottom_in[21] }), |
| .sram(mux_2level_tapbuf_size2_1_sram[0:1]), |
| .sram_inv(mux_right_track_14_undriven_sram_inv[0:1]), |
| .out(chanx_right_out[7]) |
| ); |
| |
| |
| mux_2level_tapbuf_size2 |
| mux_right_track_16 |
| ( |
| .in({ right_bottom_grid_pin_37_[0], chany_bottom_in[20] }), |
| .sram(mux_2level_tapbuf_size2_2_sram[0:1]), |
| .sram_inv(mux_right_track_16_undriven_sram_inv[0:1]), |
| .out(chanx_right_out[8]) |
| ); |
| |
| |
| mux_2level_tapbuf_size2 |
| mux_right_track_18 |
| ( |
| .in({ right_bottom_grid_pin_38_[0], chany_bottom_in[19] }), |
| .sram(mux_2level_tapbuf_size2_3_sram[0:1]), |
| .sram_inv(mux_right_track_18_undriven_sram_inv[0:1]), |
| .out(chanx_right_out[9]) |
| ); |
| |
| |
| mux_2level_tapbuf_size2 |
| mux_right_track_20 |
| ( |
| .in({ right_bottom_grid_pin_39_[0], chany_bottom_in[18] }), |
| .sram(mux_2level_tapbuf_size2_4_sram[0:1]), |
| .sram_inv(mux_right_track_20_undriven_sram_inv[0:1]), |
| .out(chanx_right_out[10]) |
| ); |
| |
| |
| mux_2level_tapbuf_size2 |
| mux_right_track_22 |
| ( |
| .in({ right_bottom_grid_pin_40_[0], chany_bottom_in[17] }), |
| .sram(mux_2level_tapbuf_size2_5_sram[0:1]), |
| .sram_inv(mux_right_track_22_undriven_sram_inv[0:1]), |
| .out(chanx_right_out[11]) |
| ); |
| |
| |
| mux_2level_tapbuf_size2 |
| mux_right_track_24 |
| ( |
| .in({ right_bottom_grid_pin_41_[0], chany_bottom_in[16] }), |
| .sram(mux_2level_tapbuf_size2_6_sram[0:1]), |
| .sram_inv(mux_right_track_24_undriven_sram_inv[0:1]), |
| .out(chanx_right_out[12]) |
| ); |
| |
| |
| mux_2level_tapbuf_size2 |
| mux_right_track_26 |
| ( |
| .in({ right_bottom_grid_pin_42_[0], chany_bottom_in[15] }), |
| .sram(mux_2level_tapbuf_size2_7_sram[0:1]), |
| .sram_inv(mux_right_track_26_undriven_sram_inv[0:1]), |
| .out(chanx_right_out[13]) |
| ); |
| |
| |
| mux_2level_tapbuf_size2 |
| mux_right_track_30 |
| ( |
| .in({ right_bottom_grid_pin_36_[0], chany_bottom_in[13] }), |
| .sram(mux_2level_tapbuf_size2_8_sram[0:1]), |
| .sram_inv(mux_right_track_30_undriven_sram_inv[0:1]), |
| .out(chanx_right_out[15]) |
| ); |
| |
| |
| mux_2level_tapbuf_size2 |
| mux_right_track_32 |
| ( |
| .in({ right_bottom_grid_pin_37_[0], chany_bottom_in[12] }), |
| .sram(mux_2level_tapbuf_size2_9_sram[0:1]), |
| .sram_inv(mux_right_track_32_undriven_sram_inv[0:1]), |
| .out(chanx_right_out[16]) |
| ); |
| |
| |
| mux_2level_tapbuf_size2 |
| mux_right_track_34 |
| ( |
| .in({ right_bottom_grid_pin_38_[0], chany_bottom_in[11] }), |
| .sram(mux_2level_tapbuf_size2_10_sram[0:1]), |
| .sram_inv(mux_right_track_34_undriven_sram_inv[0:1]), |
| .out(chanx_right_out[17]) |
| ); |
| |
| |
| mux_2level_tapbuf_size2 |
| mux_right_track_36 |
| ( |
| .in({ right_bottom_grid_pin_39_[0], chany_bottom_in[10] }), |
| .sram(mux_2level_tapbuf_size2_11_sram[0:1]), |
| .sram_inv(mux_right_track_36_undriven_sram_inv[0:1]), |
| .out(chanx_right_out[18]) |
| ); |
| |
| |
| mux_2level_tapbuf_size2 |
| mux_right_track_38 |
| ( |
| .in({ right_bottom_grid_pin_40_[0], chany_bottom_in[9] }), |
| .sram(mux_2level_tapbuf_size2_12_sram[0:1]), |
| .sram_inv(mux_right_track_38_undriven_sram_inv[0:1]), |
| .out(chanx_right_out[19]) |
| ); |
| |
| |
| mux_2level_tapbuf_size2 |
| mux_right_track_40 |
| ( |
| .in({ right_bottom_grid_pin_41_[0], chany_bottom_in[8] }), |
| .sram(mux_2level_tapbuf_size2_13_sram[0:1]), |
| .sram_inv(mux_right_track_40_undriven_sram_inv[0:1]), |
| .out(chanx_right_out[20]) |
| ); |
| |
| |
| mux_2level_tapbuf_size2 |
| mux_right_track_42 |
| ( |
| .in({ right_bottom_grid_pin_42_[0], chany_bottom_in[7] }), |
| .sram(mux_2level_tapbuf_size2_14_sram[0:1]), |
| .sram_inv(mux_right_track_42_undriven_sram_inv[0:1]), |
| .out(chanx_right_out[21]) |
| ); |
| |
| |
| mux_2level_tapbuf_size2 |
| mux_right_track_44 |
| ( |
| .in({ right_top_grid_pin_1_[0], chany_bottom_in[6] }), |
| .sram(mux_2level_tapbuf_size2_15_sram[0:1]), |
| .sram_inv(mux_right_track_44_undriven_sram_inv[0:1]), |
| .out(chanx_right_out[22]) |
| ); |
| |
| |
| mux_2level_tapbuf_size2 |
| mux_right_track_46 |
| ( |
| .in({ right_bottom_grid_pin_36_[0], chany_bottom_in[5] }), |
| .sram(mux_2level_tapbuf_size2_16_sram[0:1]), |
| .sram_inv(mux_right_track_46_undriven_sram_inv[0:1]), |
| .out(chanx_right_out[23]) |
| ); |
| |
| |
| mux_2level_tapbuf_size2 |
| mux_right_track_48 |
| ( |
| .in({ right_bottom_grid_pin_37_[0], chany_bottom_in[4] }), |
| .sram(mux_2level_tapbuf_size2_17_sram[0:1]), |
| .sram_inv(mux_right_track_48_undriven_sram_inv[0:1]), |
| .out(chanx_right_out[24]) |
| ); |
| |
| |
| mux_2level_tapbuf_size2 |
| mux_right_track_50 |
| ( |
| .in({ right_bottom_grid_pin_38_[0], chany_bottom_in[3] }), |
| .sram(mux_2level_tapbuf_size2_18_sram[0:1]), |
| .sram_inv(mux_right_track_50_undriven_sram_inv[0:1]), |
| .out(chanx_right_out[25]) |
| ); |
| |
| |
| mux_2level_tapbuf_size2 |
| mux_right_track_54 |
| ( |
| .in({ right_bottom_grid_pin_40_[0], chany_bottom_in[1] }), |
| .sram(mux_2level_tapbuf_size2_19_sram[0:1]), |
| .sram_inv(mux_right_track_54_undriven_sram_inv[0:1]), |
| .out(chanx_right_out[27]) |
| ); |
| |
| |
| mux_2level_tapbuf_size2 |
| mux_right_track_56 |
| ( |
| .in({ right_bottom_grid_pin_41_[0], chany_bottom_in[0] }), |
| .sram(mux_2level_tapbuf_size2_20_sram[0:1]), |
| .sram_inv(mux_right_track_56_undriven_sram_inv[0:1]), |
| .out(chanx_right_out[28]) |
| ); |
| |
| |
| mux_2level_tapbuf_size2 |
| mux_right_track_58 |
| ( |
| .in({ right_bottom_grid_pin_42_[0], chany_bottom_in[29] }), |
| .sram(mux_2level_tapbuf_size2_21_sram[0:1]), |
| .sram_inv(mux_right_track_58_undriven_sram_inv[0:1]), |
| .out(chanx_right_out[29]) |
| ); |
| |
| |
| mux_2level_tapbuf_size2 |
| mux_bottom_track_1 |
| ( |
| .in({ chanx_right_in[28], bottom_left_grid_pin_1_[0] }), |
| .sram(mux_2level_tapbuf_size2_22_sram[0:1]), |
| .sram_inv(mux_bottom_track_1_undriven_sram_inv[0:1]), |
| .out(chany_bottom_out[0]) |
| ); |
| |
| |
| mux_2level_tapbuf_size2 |
| mux_bottom_track_7 |
| ( |
| .in({ chanx_right_in[25], bottom_left_grid_pin_1_[0] }), |
| .sram(mux_2level_tapbuf_size2_23_sram[0:1]), |
| .sram_inv(mux_bottom_track_7_undriven_sram_inv[0:1]), |
| .out(chany_bottom_out[3]) |
| ); |
| |
| |
| mux_2level_tapbuf_size2 |
| mux_bottom_track_13 |
| ( |
| .in({ chanx_right_in[22], bottom_left_grid_pin_1_[0] }), |
| .sram(mux_2level_tapbuf_size2_24_sram[0:1]), |
| .sram_inv(mux_bottom_track_13_undriven_sram_inv[0:1]), |
| .out(chany_bottom_out[6]) |
| ); |
| |
| |
| mux_2level_tapbuf_size2 |
| mux_bottom_track_29 |
| ( |
| .in({ chanx_right_in[14], bottom_left_grid_pin_1_[0] }), |
| .sram(mux_2level_tapbuf_size2_25_sram[0:1]), |
| .sram_inv(mux_bottom_track_29_undriven_sram_inv[0:1]), |
| .out(chany_bottom_out[14]) |
| ); |
| |
| |
| mux_2level_tapbuf_size2 |
| mux_bottom_track_45 |
| ( |
| .in({ chanx_right_in[6], bottom_left_grid_pin_1_[0] }), |
| .sram(mux_2level_tapbuf_size2_26_sram[0:1]), |
| .sram_inv(mux_bottom_track_45_undriven_sram_inv[0:1]), |
| .out(chany_bottom_out[22]) |
| ); |
| |
| |
| mux_2level_tapbuf_size2_mem |
| mem_right_track_12 |
| ( |
| .pReset(pReset[0]), |
| .prog_clk(prog_clk[0]), |
| .ccff_head(mux_2level_tapbuf_size4_mem_5_ccff_tail[0]), |
| .ccff_tail(mux_2level_tapbuf_size2_mem_0_ccff_tail[0]), |
| .mem_out(mux_2level_tapbuf_size2_0_sram[0:1]) |
| ); |
| |
| |
| mux_2level_tapbuf_size2_mem |
| mem_right_track_14 |
| ( |
| .pReset(pReset[0]), |
| .prog_clk(prog_clk[0]), |
| .ccff_head(mux_2level_tapbuf_size2_mem_0_ccff_tail[0]), |
| .ccff_tail(mux_2level_tapbuf_size2_mem_1_ccff_tail[0]), |
| .mem_out(mux_2level_tapbuf_size2_1_sram[0:1]) |
| ); |
| |
| |
| mux_2level_tapbuf_size2_mem |
| mem_right_track_16 |
| ( |
| .pReset(pReset[0]), |
| .prog_clk(prog_clk[0]), |
| .ccff_head(mux_2level_tapbuf_size2_mem_1_ccff_tail[0]), |
| .ccff_tail(mux_2level_tapbuf_size2_mem_2_ccff_tail[0]), |
| .mem_out(mux_2level_tapbuf_size2_2_sram[0:1]) |
| ); |
| |
| |
| mux_2level_tapbuf_size2_mem |
| mem_right_track_18 |
| ( |
| .pReset(pReset[0]), |
| .prog_clk(prog_clk[0]), |
| .ccff_head(mux_2level_tapbuf_size2_mem_2_ccff_tail[0]), |
| .ccff_tail(mux_2level_tapbuf_size2_mem_3_ccff_tail[0]), |
| .mem_out(mux_2level_tapbuf_size2_3_sram[0:1]) |
| ); |
| |
| |
| mux_2level_tapbuf_size2_mem |
| mem_right_track_20 |
| ( |
| .pReset(pReset[0]), |
| .prog_clk(prog_clk[0]), |
| .ccff_head(mux_2level_tapbuf_size2_mem_3_ccff_tail[0]), |
| .ccff_tail(mux_2level_tapbuf_size2_mem_4_ccff_tail[0]), |
| .mem_out(mux_2level_tapbuf_size2_4_sram[0:1]) |
| ); |
| |
| |
| mux_2level_tapbuf_size2_mem |
| mem_right_track_22 |
| ( |
| .pReset(pReset[0]), |
| .prog_clk(prog_clk[0]), |
| .ccff_head(mux_2level_tapbuf_size2_mem_4_ccff_tail[0]), |
| .ccff_tail(mux_2level_tapbuf_size2_mem_5_ccff_tail[0]), |
| .mem_out(mux_2level_tapbuf_size2_5_sram[0:1]) |
| ); |
| |
| |
| mux_2level_tapbuf_size2_mem |
| mem_right_track_24 |
| ( |
| .pReset(pReset[0]), |
| .prog_clk(prog_clk[0]), |
| .ccff_head(mux_2level_tapbuf_size2_mem_5_ccff_tail[0]), |
| .ccff_tail(mux_2level_tapbuf_size2_mem_6_ccff_tail[0]), |
| .mem_out(mux_2level_tapbuf_size2_6_sram[0:1]) |
| ); |
| |
| |
| mux_2level_tapbuf_size2_mem |
| mem_right_track_26 |
| ( |
| .pReset(pReset[0]), |
| .prog_clk(prog_clk[0]), |
| .ccff_head(mux_2level_tapbuf_size2_mem_6_ccff_tail[0]), |
| .ccff_tail(mux_2level_tapbuf_size2_mem_7_ccff_tail[0]), |
| .mem_out(mux_2level_tapbuf_size2_7_sram[0:1]) |
| ); |
| |
| |
| mux_2level_tapbuf_size2_mem |
| mem_right_track_30 |
| ( |
| .pReset(pReset[0]), |
| .prog_clk(prog_clk[0]), |
| .ccff_head(mux_2level_tapbuf_size3_mem_0_ccff_tail[0]), |
| .ccff_tail(mux_2level_tapbuf_size2_mem_8_ccff_tail[0]), |
| .mem_out(mux_2level_tapbuf_size2_8_sram[0:1]) |
| ); |
| |
| |
| mux_2level_tapbuf_size2_mem |
| mem_right_track_32 |
| ( |
| .pReset(pReset[0]), |
| .prog_clk(prog_clk[0]), |
| .ccff_head(mux_2level_tapbuf_size2_mem_8_ccff_tail[0]), |
| .ccff_tail(mux_2level_tapbuf_size2_mem_9_ccff_tail[0]), |
| .mem_out(mux_2level_tapbuf_size2_9_sram[0:1]) |
| ); |
| |
| |
| mux_2level_tapbuf_size2_mem |
| mem_right_track_34 |
| ( |
| .pReset(pReset[0]), |
| .prog_clk(prog_clk[0]), |
| .ccff_head(mux_2level_tapbuf_size2_mem_9_ccff_tail[0]), |
| .ccff_tail(mux_2level_tapbuf_size2_mem_10_ccff_tail[0]), |
| .mem_out(mux_2level_tapbuf_size2_10_sram[0:1]) |
| ); |
| |
| |
| mux_2level_tapbuf_size2_mem |
| mem_right_track_36 |
| ( |
| .pReset(pReset[0]), |
| .prog_clk(prog_clk[0]), |
| .ccff_head(mux_2level_tapbuf_size2_mem_10_ccff_tail[0]), |
| .ccff_tail(mux_2level_tapbuf_size2_mem_11_ccff_tail[0]), |
| .mem_out(mux_2level_tapbuf_size2_11_sram[0:1]) |
| ); |
| |
| |
| mux_2level_tapbuf_size2_mem |
| mem_right_track_38 |
| ( |
| .pReset(pReset[0]), |
| .prog_clk(prog_clk[0]), |
| .ccff_head(mux_2level_tapbuf_size2_mem_11_ccff_tail[0]), |
| .ccff_tail(mux_2level_tapbuf_size2_mem_12_ccff_tail[0]), |
| .mem_out(mux_2level_tapbuf_size2_12_sram[0:1]) |
| ); |
| |
| |
| mux_2level_tapbuf_size2_mem |
| mem_right_track_40 |
| ( |
| .pReset(pReset[0]), |
| .prog_clk(prog_clk[0]), |
| .ccff_head(mux_2level_tapbuf_size2_mem_12_ccff_tail[0]), |
| .ccff_tail(mux_2level_tapbuf_size2_mem_13_ccff_tail[0]), |
| .mem_out(mux_2level_tapbuf_size2_13_sram[0:1]) |
| ); |
| |
| |
| mux_2level_tapbuf_size2_mem |
| mem_right_track_42 |
| ( |
| .pReset(pReset[0]), |
| .prog_clk(prog_clk[0]), |
| .ccff_head(mux_2level_tapbuf_size2_mem_13_ccff_tail[0]), |
| .ccff_tail(mux_2level_tapbuf_size2_mem_14_ccff_tail[0]), |
| .mem_out(mux_2level_tapbuf_size2_14_sram[0:1]) |
| ); |
| |
| |
| mux_2level_tapbuf_size2_mem |
| mem_right_track_44 |
| ( |
| .pReset(pReset[0]), |
| .prog_clk(prog_clk[0]), |
| .ccff_head(mux_2level_tapbuf_size2_mem_14_ccff_tail[0]), |
| .ccff_tail(mux_2level_tapbuf_size2_mem_15_ccff_tail[0]), |
| .mem_out(mux_2level_tapbuf_size2_15_sram[0:1]) |
| ); |
| |
| |
| mux_2level_tapbuf_size2_mem |
| mem_right_track_46 |
| ( |
| .pReset(pReset[0]), |
| .prog_clk(prog_clk[0]), |
| .ccff_head(mux_2level_tapbuf_size2_mem_15_ccff_tail[0]), |
| .ccff_tail(mux_2level_tapbuf_size2_mem_16_ccff_tail[0]), |
| .mem_out(mux_2level_tapbuf_size2_16_sram[0:1]) |
| ); |
| |
| |
| mux_2level_tapbuf_size2_mem |
| mem_right_track_48 |
| ( |
| .pReset(pReset[0]), |
| .prog_clk(prog_clk[0]), |
| .ccff_head(mux_2level_tapbuf_size2_mem_16_ccff_tail[0]), |
| .ccff_tail(mux_2level_tapbuf_size2_mem_17_ccff_tail[0]), |
| .mem_out(mux_2level_tapbuf_size2_17_sram[0:1]) |
| ); |
| |
| |
| mux_2level_tapbuf_size2_mem |
| mem_right_track_50 |
| ( |
| .pReset(pReset[0]), |
| .prog_clk(prog_clk[0]), |
| .ccff_head(mux_2level_tapbuf_size2_mem_17_ccff_tail[0]), |
| .ccff_tail(mux_2level_tapbuf_size2_mem_18_ccff_tail[0]), |
| .mem_out(mux_2level_tapbuf_size2_18_sram[0:1]) |
| ); |
| |
| |
| mux_2level_tapbuf_size2_mem |
| mem_right_track_54 |
| ( |
| .pReset(pReset[0]), |
| .prog_clk(prog_clk[0]), |
| .ccff_head(mux_2level_tapbuf_size3_mem_1_ccff_tail[0]), |
| .ccff_tail(mux_2level_tapbuf_size2_mem_19_ccff_tail[0]), |
| .mem_out(mux_2level_tapbuf_size2_19_sram[0:1]) |
| ); |
| |
| |
| mux_2level_tapbuf_size2_mem |
| mem_right_track_56 |
| ( |
| .pReset(pReset[0]), |
| .prog_clk(prog_clk[0]), |
| .ccff_head(mux_2level_tapbuf_size2_mem_19_ccff_tail[0]), |
| .ccff_tail(mux_2level_tapbuf_size2_mem_20_ccff_tail[0]), |
| .mem_out(mux_2level_tapbuf_size2_20_sram[0:1]) |
| ); |
| |
| |
| mux_2level_tapbuf_size2_mem |
| mem_right_track_58 |
| ( |
| .pReset(pReset[0]), |
| .prog_clk(prog_clk[0]), |
| .ccff_head(mux_2level_tapbuf_size2_mem_20_ccff_tail[0]), |
| .ccff_tail(mux_2level_tapbuf_size2_mem_21_ccff_tail[0]), |
| .mem_out(mux_2level_tapbuf_size2_21_sram[0:1]) |
| ); |
| |
| |
| mux_2level_tapbuf_size2_mem |
| mem_bottom_track_1 |
| ( |
| .pReset(pReset[0]), |
| .prog_clk(prog_clk[0]), |
| .ccff_head(mux_2level_tapbuf_size2_mem_21_ccff_tail[0]), |
| .ccff_tail(mux_2level_tapbuf_size2_mem_22_ccff_tail[0]), |
| .mem_out(mux_2level_tapbuf_size2_22_sram[0:1]) |
| ); |
| |
| |
| mux_2level_tapbuf_size2_mem |
| mem_bottom_track_7 |
| ( |
| .pReset(pReset[0]), |
| .prog_clk(prog_clk[0]), |
| .ccff_head(mux_2level_tapbuf_size2_mem_22_ccff_tail[0]), |
| .ccff_tail(mux_2level_tapbuf_size2_mem_23_ccff_tail[0]), |
| .mem_out(mux_2level_tapbuf_size2_23_sram[0:1]) |
| ); |
| |
| |
| mux_2level_tapbuf_size2_mem |
| mem_bottom_track_13 |
| ( |
| .pReset(pReset[0]), |
| .prog_clk(prog_clk[0]), |
| .ccff_head(mux_2level_tapbuf_size2_mem_23_ccff_tail[0]), |
| .ccff_tail(mux_2level_tapbuf_size2_mem_24_ccff_tail[0]), |
| .mem_out(mux_2level_tapbuf_size2_24_sram[0:1]) |
| ); |
| |
| |
| mux_2level_tapbuf_size2_mem |
| mem_bottom_track_29 |
| ( |
| .pReset(pReset[0]), |
| .prog_clk(prog_clk[0]), |
| .ccff_head(mux_2level_tapbuf_size2_mem_24_ccff_tail[0]), |
| .ccff_tail(mux_2level_tapbuf_size2_mem_25_ccff_tail[0]), |
| .mem_out(mux_2level_tapbuf_size2_25_sram[0:1]) |
| ); |
| |
| |
| mux_2level_tapbuf_size2_mem |
| mem_bottom_track_45 |
| ( |
| .pReset(pReset[0]), |
| .prog_clk(prog_clk[0]), |
| .ccff_head(mux_2level_tapbuf_size2_mem_25_ccff_tail[0]), |
| .ccff_tail(ccff_tail[0]), |
| .mem_out(mux_2level_tapbuf_size2_26_sram[0:1]) |
| ); |
| |
| |
| mux_2level_tapbuf_size3 |
| mux_right_track_28 |
| ( |
| .in({ right_top_grid_pin_1_[0], right_bottom_grid_pin_43_[0], chany_bottom_in[14] }), |
| .sram(mux_2level_tapbuf_size3_0_sram[0:1]), |
| .sram_inv(mux_right_track_28_undriven_sram_inv[0:1]), |
| .out(chanx_right_out[14]) |
| ); |
| |
| |
| mux_2level_tapbuf_size3 |
| mux_right_track_52 |
| ( |
| .in({ right_bottom_grid_pin_39_[0], right_bottom_grid_pin_43_[0], chany_bottom_in[2] }), |
| .sram(mux_2level_tapbuf_size3_1_sram[0:1]), |
| .sram_inv(mux_right_track_52_undriven_sram_inv[0:1]), |
| .out(chanx_right_out[26]) |
| ); |
| |
| |
| mux_2level_tapbuf_size3_mem |
| mem_right_track_28 |
| ( |
| .pReset(pReset[0]), |
| .prog_clk(prog_clk[0]), |
| .ccff_head(mux_2level_tapbuf_size2_mem_7_ccff_tail[0]), |
| .ccff_tail(mux_2level_tapbuf_size3_mem_0_ccff_tail[0]), |
| .mem_out(mux_2level_tapbuf_size3_0_sram[0:1]) |
| ); |
| |
| |
| mux_2level_tapbuf_size3_mem |
| mem_right_track_52 |
| ( |
| .pReset(pReset[0]), |
| .prog_clk(prog_clk[0]), |
| .ccff_head(mux_2level_tapbuf_size2_mem_18_ccff_tail[0]), |
| .ccff_tail(mux_2level_tapbuf_size3_mem_1_ccff_tail[0]), |
| .mem_out(mux_2level_tapbuf_size3_1_sram[0:1]) |
| ); |
| |
| |
| sky130_fd_sc_hd__buf_8 |
| pReset_FTB00 |
| ( |
| .A(pReset_E_in), |
| .X(pReset) |
| ); |
| |
| |
| sky130_fd_sc_hd__buf_4 |
| pReset_S_FTB01 |
| ( |
| .A(pReset_E_in), |
| .X(pReset_S_out) |
| ); |
| |
| |
| sky130_fd_sc_hd__buf_8 |
| prog_clk_0_FTB00 |
| ( |
| .A(prog_clk_0_E_in), |
| .X(prog_clk_0) |
| ); |
| |
| |
| endmodule |
| |