| //------------------------------------------- |
| // FPGA Synthesizable Verilog Netlist |
| // Description: Wires |
| // Author: Xifan TANG |
| // Organization: University of Utah |
| // Date: Tue Nov 24 18:04:19 2020 |
| //------------------------------------------- |
| //----- Time scale ----- |
| `timescale 1ns / 1ps |
| |
| // ----- BEGIN Verilog modules for regular wires ----- |
| // ----- Verilog module for direct_interc ----- |
| module direct_interc(in, |
| out); |
| //----- INPUT PORTS ----- |
| input [0:0] in; |
| //----- OUTPUT PORTS ----- |
| output [0:0] out; |
| |
| //----- BEGIN wire-connection ports ----- |
| //----- END wire-connection ports ----- |
| |
| |
| //----- BEGIN Registered ports ----- |
| //----- END Registered ports ----- |
| |
| wire [0:0] in; |
| wire [0:0] out; |
| assign out[0] = in[0]; |
| endmodule |
| // ----- END Verilog module for direct_interc ----- |
| |
| |
| // ----- END Verilog modules for regular wires ----- |