| //------------------------------------------- |
| // FPGA Synthesizable Verilog Netlist |
| // Description: Essential gates |
| // Author: Xifan TANG |
| // Organization: University of Utah |
| // Date: Tue Nov 24 18:04:19 2020 |
| //------------------------------------------- |
| //----- Time scale ----- |
| `timescale 1ns / 1ps |
| |
| // ----- Verilog module for const0 ----- |
| module const0(const0); |
| //----- OUTPUT PORTS ----- |
| output [0:0] const0; |
| |
| //----- BEGIN wire-connection ports ----- |
| //----- END wire-connection ports ----- |
| |
| |
| //----- BEGIN Registered ports ----- |
| //----- END Registered ports ----- |
| |
| assign const0[0] = 1'b0; |
| endmodule |
| // ----- END Verilog module for const0 ----- |
| |
| // ----- Verilog module for const1 ----- |
| module const1(const1); |
| //----- OUTPUT PORTS ----- |
| output [0:0] const1; |
| |
| //----- BEGIN wire-connection ports ----- |
| //----- END wire-connection ports ----- |
| |
| |
| //----- BEGIN Registered ports ----- |
| //----- END Registered ports ----- |
| |
| assign const1[0] = 1'b1; |
| endmodule |
| // ----- END Verilog module for const1 ----- |
| |