verilog/rtl/fwpayload/fw-wishbone-interconnect/.project

<?xml version="1.0" encoding="UTF-8"?>
<projectDescription>
	<name>fw-wishbone-interconnect</name>
	<comment></comment>
	<projects>
	</projects>
	<buildSpec>
		<buildCommand>
			<name>org.python.pydev.PyDevBuilder</name>
			<arguments>
			</arguments>
		</buildCommand>
		<buildCommand>
			<name>net.sf.sveditor.core.SVProjectBuilder</name>
			<arguments>
			</arguments>
		</buildCommand>
	</buildSpec>
	<natures>
		<nature>net.sf.sveditor.core.SVNature</nature>
		<nature>org.python.pydev.pythonNature</nature>
	</natures>
	<linkedResources>
		<link>
			<name>External SV Files</name>
			<type>2</type>
			<locationURI>svext://fw-wishbone-interconnect</locationURI>
		</link>
	</linkedResources>
</projectDescription>