blob: eb7a82781c90176fbe9be2e7208a5af9657f6fcd [file] [log] [blame]
Tim Edwards1feaa102020-11-22 15:10:38 -05001#!/bin/sh
agorararmard6c766a82020-12-10 18:13:12 +02002# SPDX-FileCopyrightText: 2020 Efabless Corporation
agorararmarde5780bf2020-12-09 21:27:56 +00003#
4# Licensed under the Apache License, Version 2.0 (the "License");
5# you may not use this file except in compliance with the License.
6# You may obtain a copy of the License at
7#
8# http://www.apache.org/licenses/LICENSE-2.0
9#
10# Unless required by applicable law or agreed to in writing, software
11# distributed under the License is distributed on an "AS IS" BASIS,
12# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
13# See the License for the specific language governing permissions and
14# limitations under the License.
agorararmardafa96ea2020-12-09 23:37:31 +020015# SPDX-License-Identifier: Apache-2.0
agorararmarde5780bf2020-12-09 21:27:56 +000016
Tim Edwards1feaa102020-11-22 15:10:38 -050017#--------------------------------------------------------------------------------
18# Run LVS on the simple_por layout
19#
20# NOTE: By specifying the testbench for the schematic-side netlist, the proper
21# includes used by the testbench simulation are picked up. Otherwise, the LVS
22# itself compares just the simple_por subcircuit from the testbench.
23#--------------------------------------------------------------------------------
Tim Edwards4ff45b12020-11-27 13:56:05 -050024netgen -batch lvs "simple_por.spice simple_por" "../ngspice/simple_por/simple_por_tb.spice simple_por" ~/projects/efabless/tech/SW/sky130A/libs.tech/netgen/sky130A_setup.tcl comp.out