Google Git
Sign in
foss-eda-tools/third_party/shuttle/sky130/mpw-001/slot-017/bcd3eee4c19c5e16fc8388f2709e882468bc96a8
commit
bcd3eee4c19c5e16fc8388f2709e882468bc96a8
[log] [tgz]
author
Ganesh Gore <goreganesh007@gmail.com>
Thu Dec 17 11:19:36 2020 -0700
committer
Ganesh Gore <goreganesh007@gmail.com>
Thu Dec 17 11:19:36 2020 -0700
tree
f627bbdbbc8726866a0193a4c4756285146b0c85
parent
d0221f22d4b7b30409a1cb99479b6fc4cc6f57c0 [diff]
[BugFix] Wrong rsync file
2 files changed
tree: f627bbdbbc8726866a0193a4c4756285146b0c85
  1. checks/
  2. def/
  3. doc/
  4. gds/
  5. lef/
  6. macros/
  7. mag/
  8. maglef/
  9. ngspice/
  10. OpenFPGA_task/
  11. openlane/
  12. qflow/
  13. scripts/
  14. spi/
  15. utils/
  16. verilog/
  17. info.yaml
  18. LICENSE
  19. Makefile
  20. mpw-one-b.md
  21. README.md
  22. source_commit_hash.txt
  23. user_project_wrapper.mag
README.md

Caravel-SOFA-HD

Highlights

  • Opensource 12x12 FPGA designed using OpenFPGA prototyping tool
  • Designed with Skywater130nm PDK with HD standard cell library
  • Base K4 architecture from VPR with 40 vertical and horizontal channels
  • No adders (carry-chain) or flipflop reset pins
  • Designed using commercial PnR tool

Contribution

NOTE

  • This repository is created for The eFabless Open MPW shuttle program submission
  • The repository is auto-updated. For any commits issues and feature requests, please check Skywater-OpenFPGA

Caravel design and CIIC Harness

For caravel related updated refer efabless/caravel