blob: a3e724da5a08f9b3d184eaedb1921c207949154d [file] [log] [blame]
[submodule "verilog/rtl/hs32cpu"]
path = verilog/rtl/hs32cpu
url = https://github.com/hsc-latte/hs32core-rtl.git