blob: 5398bb7b15a4ad2d2b4330797d99791de2d5983e [file] [log] [blame]
[submodule "verilog/rtl/hs32cpu"]
path = verilog/rtl/hs32cpu
url = https://github.com/HomebrewSiliconClub/hs32core-rtl