Sign in
foss-eda-tools
/
third_party
/
shuttle
/
sky130
/
mpw-008
/
slot-034
/
3ed8e0946e96aef4fcd79e7c03e7f057b8c529f7
commit
3ed8e0946e96aef4fcd79e7c03e7f057b8c529f7
[
log
]
[
tgz
]
author
m-usama-z <m.usama.zubair978@gmail.com>
Wed Nov 23 20:47:43 2022 +0500
committer
m-usama-z <m.usama.zubair978@gmail.com>
Wed Nov 23 20:47:43 2022 +0500
tree
dc48c5cd5dc4b63ad55b27eb354ffa6346fa2214
parent
0a4d0d5f886d5785b24cdc3a7851cfb066c6adf9
[
diff
]
adding new and updated files
Makefile
[
diff
]
README.md
[
diff
]
def/user_project_wrapper.def
[
diff
]
gds/user_project_wrapper.gds
[
diff
]
lef/user_project_wrapper.lef
[
diff
]
mag/user_project_wrapper.mag
[
diff
]
maglef/user_project_wrapper.mag
[
diff
]
openlane/user_project_wrapper/config.json
[
diff
]
openlane/user_project_wrapper/fixed_dont_change/user_project_wrapper_gf180mcu.def
[
diff
]
openlane/user_project_wrapper/macro.cfg
[
diff
]
signoff/user_project_wrapper/OPENLANE_VERSION
[
diff
]
signoff/user_project_wrapper/PDK_SOURCES
[
diff
]
spi/lvs/user_project_wrapper.spice
[
diff
]
verilog/dv/io_ports/io_ports.c
[
diff
]
verilog/dv/io_ports/io_ports_tb.v
[
diff
]
verilog/gl/user_project_wrapper.v
[
diff
]
verilog/includes/includes.rtl.caravel_user_project
[
diff
]
verilog/rtl/user_defines.v
[
diff
]
verilog/rtl/user_project_wrapper.v
[
diff
]
19 files changed
tree: dc48c5cd5dc4b63ad55b27eb354ffa6346fa2214
.github/
def/
docs/
gds/
lef/
mag/
maglef/
openlane/
signoff/
spi/
verilog/
.gitignore
LICENSE
Makefile
README.md
README.md
Work in Progress (generated from the Efabless template Caravel User Project)
I modified README.
