Sign in
foss-eda-tools
/
third_party
/
shuttle
/
sky130
/
mpw-008
/
slot-023
/
3812d8334c5456c146255b0a7ce986f6b686605f
commit
3812d8334c5456c146255b0a7ce986f6b686605f
[
log
]
author
Kesami Hagiwara <kesami.hagiwara@swhwc.com>
Sat Dec 17 01:23:26 2022 +0900
committer
Kesami Hagiwara <kesami.hagiwara@swhwc.com>
Sat Dec 17 01:23:26 2022 +0900
tree
a4af6aa3f27ceaee0af7ee3b614dade28ee01088
parent
bfc70d7c81ede256b44e22d2a5135c3a131a033a
[
diff
]
Increase RAM to 32KB. Add START_n pin.
def/user_project_wrapper.def
[
diff
]
gds/j202_soc_core_wrapper.gds.gz
[
diff
]
gds/user_project_wrapper.gds.gz
[
diff
]
lef/j202_soc_core_wrapper.lef
[
diff
]
lef/j202_soc_core_wrapper_del_met5.lef
[
diff
]
mag/user_project_wrapper.mag
[
diff
]
maglef/user_project_wrapper.mag
[
diff
]
openlane/j202_soc/config.tcl
[
diff
]
openlane/j202_soc/macro.cfg
[
diff
]
openlane/j202_soc/macro_obs.tcl
[
diff
]
openlane/j202_soc/macro_pdn.tcl
[
diff
]
openlane/user_project_wrapper/config.tcl
[
diff
]
spi/lvs/j202_soc_core_wrapper.spice
[
diff
]
verilog/gl/j202_soc_core_wrapper.nl.v
[
diff
]
verilog/gl/j202_soc_core_wrapper.v
[
diff
]
verilog/rtl/j202_soc/j202_soc_core_wrapper.v
[
diff
]
verilog/rtl/j202_soc_gl/j202_soc_core_wrapper.v
[
diff
]
17 files changed
tree: a4af6aa3f27ceaee0af7ee3b614dade28ee01088
.github/
def/
docs/
gds/
lef/
mag/
maglef/
openlane/
signoff/
spi/
verilog/
.gitignore
LICENSE
Makefile
README.md
README.md
SH-2 BLDC motor control SOC
Reference
SH-2 BLDC motor control SOC (Efabless MPW-8 project)
