verilog/rtl/042_top.v

module github_com_proppy_tt02_xls_popcount(
  input wire [7:0] io_in,
  output wire [7:0] io_out
);
  user_module user_module0(io_in, io_out);
endmodule