Sign in
foss-eda-tools
/
third_party
/
shuttle
/
sky130
/
mpw-008
/
slot-006
/
HEAD
/
.
/
verilog
/
rtl
tree: 072b36319a30778e95ff73c471b3f636ac822e52 [
path history
]
[
tgz
]
fpga/
usb_cdc
verilog-uart
0001-usb_cdc-fix-make-targets.patch
defines.v
usb2uart.v
user_defines.v
user_proj_example.v
user_project_wrapper.v
