Google Git
Sign in
foss-eda-tools/third_party/shuttle/sky130/mpw-008/slot-006/3914fd62b6ded00fbea84171bb075ed0a2d72ed0/./verilog/rtl
tree: 3724550d220c8111d47d1c2afb21caa71e71ff13
  1. fpga/
  2. usb_cdc
  3. verilog-uart
  4. 0001-fix-make-targets.patch
  5. defines.v
  6. uprj_netlists.v
  7. user_defines.v
  8. user_proj_example.v
  9. user_project_wrapper.v