blob: fa8fddaf7da1387124293f87cbbeaa3cdc2656af [file] [log] [blame]
[submodule "verilog/rtl/fpga_pio"]
path = verilog/rtl/fpga_pio
url = https://github.com/lawrie/fpga_pio.git