| { |
| "DESIGN_NAME": "wb_pio", |
| "DESIGN_IS_CORE": 0, |
| "VERILOG_FILES": ["dir::../../verilog/rtl/defines.v", "dir::../../verilog/rtl/wb_pio_top.v", "dir::../../verilog/rtl/fpga_pio/src/*.v"], |
| "CLOCK_PERIOD": 10, |
| "CLOCK_PORT": "wb_clk_i", |
| "CLOCK_NET": "pio1.clk", |
| "FP_SIZING": "absolute", |
| "DIE_AREA": "0 0 1900 1600", |
| "FP_PIN_ORDER_CFG": "dir::pin_order.cfg", |
| "PL_BASIC_PLACEMENT": 0, |
| "PL_TARGET_DENSITY": 0.50, |
| "SYNTH_NO_FLAT": 0, |
| "VDD_NETS": ["vdd"], |
| "GND_NETS": ["vss"], |
| "DIODE_INSERTION_STRATEGY": 4, |
| "RUN_CVC": 0, |
| "SYNTH_STRATEGY": "DELAY 4", |
| "pdk::sky130*": { |
| "FP_CORE_UTIL": 75, |
| "RT_MAX_LAYER": "met4", |
| "scl::sky130_fd_sc_hd": { |
| "CLOCK_PERIOD": 10 |
| }, |
| "scl::sky130_fd_sc_hdll": { |
| "CLOCK_PERIOD": 10 |
| }, |
| "scl::sky130_fd_sc_hs": { |
| "CLOCK_PERIOD": 8 |
| }, |
| "scl::sky130_fd_sc_ls": { |
| "CLOCK_PERIOD": 10, |
| "SYNTH_MAX_FANOUT": 5 |
| }, |
| "scl::sky130_fd_sc_ms": { |
| "CLOCK_PERIOD": 10 |
| } |
| }, |
| "pdk::gf180mcuC": { |
| "STD_CELL_LIBRARY": "gf180mcu_fd_sc_mcu7t5v0", |
| "CLOCK_PERIOD": 24.0, |
| "FP_CORE_UTIL": 20, |
| "RT_MAX_LAYER": "Metal4", |
| "SYNTH_MAX_FANOUT": 4 |
| } |
| } |
