| design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY | |
| /home/alex/chaos_automaton_Summer_2022/openlane/chaos_subarray,chaos_subarray,22_08_11_13_46,flow completed,0h14m53s0ms,0h6m47s0ms,-2.0,0.482625,-1,44.16,4063.68,-1,0,0,0,0,0,0,0,4,0,-1,-1,399614,105743,-26.09,-26.09,0.0,0.0,-1,-26.09,-26.09,0.0,0.0,-1,128785627.0,0.0,35.69,22.04,0.36,0.46,-1,1242,7548,1242,7548,0,0,0,6500,0,100,0,0,0,0,0,0,2,6600,5,414,6583,0,6997,458454.83040000004,0.0123,0.00304,0.000174,0.0158,0.00395,1.99e-07,0.0183,0.00471,3.83e-07,1.79,26.0,38.46153846153846,25,AREA 0,12,50,1,153.6,153.18,0.45,0.3,sky130_fd_sc_hd,4,4 |