venv/lib/python3.9/site-packages/pyverilog/ast_code_generator/template/portarg.txt

{%- if portname != '' -%}.{{ portname }}({{ argname }}){%- else -%}{{ argname }}{%- endif -%}