Update README.md

diff --git a/README.md b/README.md
index 2c32050..36aa0be 100644
--- a/README.md
+++ b/README.md

@@ -28,4 +28,4 @@
 Original SystemVerilog implementation of Yonga-MCU is verified through modelsim environment provided with pulpino repo. We converted SV files to Verilog through sv2v and reverified the MCU.
 
 ## GDSII Images
-![alt text](https://github.com/mbaykenar/mpw7_yonga_soc/blob/main/images/axi_node_intf_wrap.PNG)
\ No newline at end of file
+![alt text](https://github.com/mbaykenar/mpw7_yonga_soc/blob/main/images/axi_node_intf_wrap.PNG "axi_node_intf_wrap")
\ No newline at end of file