| design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY | |
| /home/somasz/Documents/github/bitcoin_asic/openlane/sha1_top,sha1_top,22_10_10_21_02,flow completed,0h11m26s0ms,0h6m23s0ms,-3.3333333333333335,0.4334223273,-1,30.69,2296.73,-1,0,0,0,0,0,0,0,16,0,-1,-1,854607,115184,0.0,0.0,0.0,0.0,-1,0.0,0.0,0.0,0.0,-1,689619060.0,0.0,52.69,53.61,28.09,45.65,-1,6514,11833,165,5477,0,0,0,8857,678,6,133,479,1311,463,349,1214,1665,3173,28,472,5831,0,6303,411920.064,0.0126,0.00596,9.05e-05,0.0158,0.00761,1.02e-07,0.018,0.009,1.47e-07,3.33,11.0,90.9090909090909,10,AREA 0,5,30,1,153.6,153.18,0.4,0.3,sky130_fd_sc_hd,2,4 |