Clone this repo:


  1. b26c9fd final gds oasis by Jeff DiCorpo · 10 weeks ago main
  2. 9e7ddff APR by hamzashabbir517 · 8 months ago
  3. 6107e86 corrected gds by wajehulhasan · 8 months ago
  4. b4a43e5 Merge branch 'main' of into main by hamzashabbir517 · 8 months ago
  5. 6d38522 APR by hamzashabbir517 · 8 months ago

Caravel User Project

License UPRJ_CI Caravel Build

SPDX-FileCopyrightText: 2020 Efabless Corporation Licensed under the Apache License, Version 2.0 (the “License”); you may not use this file except in compliance with the License. You may obtain a copy of the License at Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License. SPDX-License-Identifier: Apache-2.0

Half Precision Floating Point Unit from MERL

This is the first ever Half Precision Floating Point Unit of IEEE-754 standard designed by undergraduate students of DHA Suffa University Pakistan. It support all the basic floating point instruction mention in RISC-V specs.

Directory Structure

+-- verlog                          #   User verilog Directory

    +-- rtl                         #   RTL

    +-- dv                          #   Design Verification

    +-- gl                          #   Gate Level Netlis

The Floating Point Unit Source Code is avaialable here

+-- verlog                               #   User verilog Directory

    +-- rtl                              #   RTL
    |       +-- user_project_wrapper.v       #   User Project Wrapper source file
    |       +-- user_proj_example.v          #   User Project Example source file
    |       +-- FPU                          #   Floating Point Unit folder

The Design Verification Testbench is available here

+-- verlog                               #   User verilog Directory

    +-- dv                               #   Design Verification
    +-- FPU_Half                         #   Design Test Directory
    +-- hex                              #   Hex files folder
    +-- asm                              #   Assmebly files folder

The synthesized netlist is present here: +-- verlog # User verilog Directory

    +-- gl                               #   Gate Level Netlis
    +-- user_project_wrapper.v       #   User Project Wrapper Netlist
    +-- user_proj_example.v          #   User Project Example Netlist

The hardened macros are placed here:

+-- def                                 #    def Directory
    +-- user_project_wrapper.def        #    User Project Wrapper def file

+-- lef                                 #    lef Directory

    +-- user_project_wrapper.lef        #    User Project Wrapper lef file

    +-- user_proj_example.lef           #    User Project Example lef file

+-- gds                                 #    gds Directory

    +-- user_project_wrapper.gdz.gz     #    User Project Wrapper gds

    +-- user_proj_example.gdz.gz        #    User Project Example gds

Testing of Design

Go to verilog/dv/FPU_Half/ directory

Set the GCC_PATH environment variable.

Set the PDK_PATH environment variable.

Copy the given program hex file into uart.hex.

run the make commad for RTL simulation

run the SIM=GL make command for netlist simulation

Note: Dont forget to add 00000010 and 00000FFF instruction in the end of the uart.hex to stop the uart transmission if you are using your own codes.