added reram cell magic file, wired select and bit lines
Refer to README for this sample project documentation.