Sign in
foss-eda-tools
/
third_party
/
shuttle
/
sky130
/
mpw-006
/
slot-019
/
76666c6e64dac8992f26e4c42ce072723a00f975
commit
76666c6e64dac8992f26e4c42ce072723a00f975
[
log
]
[
tgz
]
author
duchungle <leduchung@gmail.com>
Tue Jun 07 17:52:18 2022 +0700
committer
duchungle <leduchung@gmail.com>
Tue Jun 07 17:52:18 2022 +0700
tree
e5d9fd7c88b1f4ec8d5241616763d44a383200d6
parent
7b76767c5624c3146d276fd80e37eaf25d3aaa80
[
diff
]
Add design files
def/user_project_wrapper.def
[
diff
]
gds/user_project_wrapper.gds
[
diff
]
lef/user_project_wrapper.lef
[
diff
]
mag/user_project_wrapper.mag
[
diff
]
maglef/user_project_wrapper.mag
[
diff
]
openlane/user_project_wrapper/config.tcl
[
diff
]
sdf/user_project_wrapper.sdf
[
diff
]
signoff/user_project_wrapper/final_summary_report.csv
[
diff
]
spef/user_project_wrapper.spef
[
diff
]
spi/lvs/user_project_wrapper.spice
[
diff
]
verilog/gl/DCT_32P_TOP.v
[Deleted -
diff
]
verilog/gl/DCT_V32P_TOP.v
[Deleted -
diff
]
verilog/gl/aes_128.v
[Deleted -
diff
]
verilog/gl/chacha.v
[Deleted -
diff
]
verilog/gl/dct_v32p_wrapper.v
[Deleted -
diff
]
verilog/gl/prince.v
[Deleted -
diff
]
verilog/gl/prince_wrapper.v
[Deleted -
diff
]
verilog/gl/user_project_wrapper.v
[
diff
]
verilog/rtl/user_project_wrapper.v
[
diff
]
19 files changed
tree: e5d9fd7c88b1f4ec8d5241616763d44a383200d6
def/
gds/
lef/
mag/
maglef/
openlane/
sdf/
signoff/
spef/
spi/
verilog/
Makefile
README.md
README.md
Adaptive CORDIC-based 32-point DCT
:exclamation: Important Note
Please fill in your project documentation in this README.md file
