Sign in
foss-eda-tools
/
third_party
/
shuttle
/
sky130
/
mpw-006
/
slot-008
/
6d8dfc7eec492b2dac3531e3b58663189cb692c7
/
verilog
1d231e8
Modified the xschem schematics so that the wrapper level correctly
by Tim Edwards
· 3 years, 1 month ago
521f2c3
Update include netlists
by manarabdelaty
· 3 years, 4 months ago
ec3fafa
Update Makefile to work with EF style
by manarabdelaty
· 3 years, 4 months ago
fc2a55e
Update Makefile PDK_PATH
by manarabdelaty
· 3 years, 4 months ago
dd3d811
Doc updates
by manarabdelaty
· 3 years, 8 months ago
9b861b2
Add pattern to dv Makefile and drop obselete openlane wrapper dir
by manarabdelaty
· 3 years, 8 months ago
a26abdd
Redid the layout for the example analog project based on the updated
by Tim Edwards
· 3 years, 8 months ago
a44a60b
Preliminary work on the analog user project example. Added verilog RTL and
by Tim Edwards
· 3 years, 8 months ago
6af7408
Initial commit
by manarabdelaty
· 3 years, 9 months ago