first yosys synthesisizable rtl
17 files changed
tree: f0d8a9cb7f1890dfa52212dd25ef50f4fa4f0137
  1. openlane/
  2. verilog/
  3. info.yaml
  4. LICENSE
  5. Makefile
  6. README.md
README.md

Caravel User Project

License UPRJ_CI Caravel Build

:exclamation: Important Note

Please fill in your project documentation in this README.md file

Refer to README for this sample project documentation.