Google Git
Sign in
foss-eda-tools/third_party/shuttle/sky130/mpw-006/slot-005/c2e4cf31fbd1f8ebfe44b983e064a828a16ca976/./verilog/rtl
tree: 4d8c5cc9704885070fd48bdadae83846bd739d10 [path history] [tgz]
  1. clk_skew_adjust/
  2. digital_core/
  3. digital_pll/
  4. i2cm/
  5. lib/
  6. mbist/
  7. mbist_wrapper/
  8. pinmux/
  9. sar_adc/
  10. sram_macros/
  11. sspim/
  12. sspis/
  13. uart/
  14. uart2wb/
  15. uart_i2c/
  16. uart_i2c_usb/
  17. uart_i2c_usb_spi/
  18. usb1_host/
  19. wb_host/
  20. wb_interconnect/
  21. yifive/
  22. qspim
  23. uprj_netlists.v
  24. user_project_wrapper.v
  25. user_reg_map.v