Google Git
Sign in
foss-eda-tools / third_party / shuttle / sky130 / mpw-006 / slot-002 / 11cb5a7ccf9be6ca8c6d1e9984fc8e4835438443 / verilog / dv / io_ports
  1. ee54cee Update Makefile to work with efabless style by manarabdelaty · 3 years, 7 months ago
  2. f02cd32 Update Makefile PDK_PATH by manarabdelaty · 3 years, 7 months ago
  3. a2ff3b4 [DATA] Update views by manarabdelaty · 3 years, 11 months ago
  4. 340cc4a Update full chip simulation to run from root by manarabdelaty · 4 years ago
  5. 22f3cd0 Submodule caravel-lite by manarabdelaty · 4 years ago
  6. c0f458a Update DV Makefile by manarabdelaty · 4 years ago
  7. eac56e8 Rename CARAVEL_MASTER -> CARAVEL_ROOT by manarabdelaty · 4 years ago
  8. 8dbabc1 Update DV Makefiles by manarabdelaty · 4 years ago
  9. 496112a Add CARAVEL_PATH for the testbenches by manarabdelaty · 4 years ago
  10. a63e2e6 Makefile and RTL updates to run GL sim by manarabdelaty · 4 years ago
  11. 69bd326 Updated DV tests by manarabdelaty · 4 years ago