Google Git
Sign in
foss-eda-tools/third_party/shuttle/sky130/mpw-005/slot-036/fa73da0733d47c90d2baf4f97f72c1ea65a9952e/./verilog/rtl
tree: cd168db464919466918d2cb11cf92037a45c7f31 [path history] [tgz]
  1. Core.v
  2. DMem.v
  3. IMem.v
  4. Motor_Top.v
  5. Processor_Tile.v
  6. sky130_sram_1kbyte_1rw1r_32x256_8.v
  7. sky130_sram_2kbyte_1rw1r_32x512_8.v
  8. uprj_netlists.v
  9. user_proj_example.v
  10. user_project_wrapper.v
  11. WB_InterConnect.v