Update to project simulation to add la data in
A (possibly temporary) location for DDR3 SSTL test circuit project.
Refer to README for this sample project documentation.
