Change pins for clk and d_in * Use the "analog" pins of two GPIO cells instead for the ESD protection * Fix the absolute paths in several .mag files
A (possibly temporary) location for DDR3 SSTL test circuit project.
Refer to README for this sample project documentation.