Complete first draft of project * Add cfg shift reg to top level * Fix some routing in shift reg cell
A (possibly temporary) location for DDR3 SSTL test circuit project.
Refer to README for this sample project documentation.
