Sign in
foss-eda-tools
/
third_party
/
shuttle
/
sky130
/
mpw-005
/
slot-009
/
fc2a55ecf62b7081c85b7d0c6576607137f86ba6
commit
fc2a55ecf62b7081c85b7d0c6576607137f86ba6
[
log
]
author
manarabdelaty <manarabdelatty@aucegypt.edu>
Thu Sep 02 17:28:41 2021 +0200
committer
manarabdelaty <manarabdelatty@aucegypt.edu>
Thu Sep 02 17:28:41 2021 +0200
tree
f9336fb0108fe8c6ff1fc803c35f4f2057d32771
parent
517439c72ee9d7cc6085394029dbf379ad31a20f
[
diff
]
Update Makefile PDK_PATH
.github/scripts/dv/run-dv-wrapper.sh
[
diff
]
verilog/dv/mprj_por/Makefile
[
diff
]
2 files changed
tree: f9336fb0108fe8c6ff1fc803c35f4f2057d32771
.github/
docs/
gds/
mag/
netgen/
openlane/
verilog/
xschem/
caravel
.gitmodules
info.yaml
LICENSE
Makefile
README.md
README.md
Caravel Analog User
:exclamation: Important Note
Please fill in your project documentation in this README.md file
:warning:
Use this sample project for analog user projects.
Refer to
README
for this sample project documentation.