Sign in
foss-eda-tools
/
third_party
/
shuttle
/
sky130
/
mpw-005
/
slot-006
/
ee54cee7d38c1a0aff6c626ada4bdd127da64964
/
verilog
/
dv
/
mprj_stimulus
/
Makefile
ee54cee
Update Makefile to work with efabless style
by manarabdelaty
· 3 years, 5 months ago
f02cd32
Update Makefile PDK_PATH
by manarabdelaty
· 3 years, 5 months ago
340cc4a
Update full chip simulation to run from root
by manarabdelaty
· 3 years, 9 months ago
22f3cd0
Submodule caravel-lite
by manarabdelaty
· 3 years, 9 months ago
c0f458a
Update DV Makefile
by manarabdelaty
· 3 years, 9 months ago
eac56e8
Rename CARAVEL_MASTER -> CARAVEL_ROOT
by manarabdelaty
· 3 years, 9 months ago
8dbabc1
Update DV Makefiles
by manarabdelaty
· 3 years, 9 months ago
f989c64
Corrected the user_project_wrapper verilog to have the correct
by Tim Edwards
· 3 years, 9 months ago
a7929f3
Added mprj_stimulus test
by manarabdelaty
· 3 years, 10 months ago