Sign in
foss-eda-tools
/
third_party
/
shuttle
/
sky130
/
mpw-004
/
slot-031
/
d739d7bbead52ff65dd6bd3b266ae27c18a93a6f
commit
d739d7bbead52ff65dd6bd3b266ae27c18a93a6f
[
log
]
[
tgz
]
author
roman3017 <rbacik@hotmail.com>
Sat Nov 13 00:12:35 2021 -0800
committer
roman3017 <rbacik@hotmail.com>
Sun Dec 19 12:55:50 2021 -0800
tree
7888ea1625b5c78b004b3c71c96bbf403b0c2036
parent
2a3c94373ffc0e53a287be94a569a2139b1cb496
[
diff
]
Test1 project
README.md
[
diff
]
def/user_proj_example.def
[
diff
]
def/user_project_wrapper.def
[
diff
]
gds/user_proj_example.gds
[
diff
]
gds/user_project_wrapper.gds
[
diff
]
lef/user_proj_example.lef
[
diff
]
lef/user_project_wrapper.lef
[
diff
]
mag/user_proj_example.mag
[
diff
]
mag/user_project_wrapper.mag
[
diff
]
maglef/user_proj_example.mag
[
diff
]
maglef/user_project_wrapper.mag
[
diff
]
openlane/user_project_wrapper/pin_order.cfg
[
diff
]
signoff/user_proj_example/OPENLANE_VERSION
[
diff
]
signoff/user_proj_example/PDK_SOURCES
[
diff
]
signoff/user_proj_example/final_summary_report.csv
[
diff
]
signoff/user_project_wrapper/OPENLANE_VERSION
[
diff
]
signoff/user_project_wrapper/PDK_SOURCES
[
diff
]
signoff/user_project_wrapper/final_summary_report.csv
[
diff
]
spi/lvs/user_proj_example.spice
[
diff
]
verilog/gl/user_proj_example.v
[
diff
]
20 files changed
tree: 7888ea1625b5c78b004b3c71c96bbf403b0c2036
.github/
def/
docs/
gds/
lef/
mag/
maglef/
openlane/
signoff/
spi/
verilog/
caravel
.gitignore
LICENSE
Makefile
README.md
README.md
Caravel User Project
Refer to
README
for this sample project documentation.
