commit	c4ef7563ad903fc85dc5835d0ef619266e0a04b7	[log] [tgz]
author	chrische <christoph-weiser@gmx.de>	Thu Dec 30 23:32:35 2021 +0100
committer	chrische <christoph-weiser@gmx.de>	Thu Dec 30 23:32:35 2021 +0100
tree	ede7deb996fc10de5f8eec1c56c498622d45221a
parent	39d906f2d291bcd0529cce30a8e5d6bea4ea4d93 [diff]

added layout image

docs/layout.png[Added - diff]
info.yaml[Deleted - diff]

2 files changed

tree: ede7deb996fc10de5f8eec1c56c498622d45221a

.github/
docs/
gds/
mag/
netgen/
openlane/
verilog/
xschem/
.gitignore
.gitmodules
LICENSE
Makefile
README.md

README.md

8 bit SAR-ADC with AC + Analog Circuits

This submission consists of a updated 8-bit SAR-ADC, basic analog support circuitry, such as bandgap reference, bias network, voltage regulators and a clk generator.