Sign in
foss-eda-tools
/
third_party
/
shuttle
/
sky130
/
mpw-004
/
slot-022
/
2d40ac08f46a7d3ca23921ed0ac260fbf9ee6cde
commit
2d40ac08f46a7d3ca23921ed0ac260fbf9ee6cde
[
log
]
[
tgz
]
author
manarabdelaty <manarabdelatty@aucegypt.edu>
Sun Sep 19 17:39:24 2021 +0200
committer
manarabdelaty <manarabdelatty@aucegypt.edu>
Sun Sep 19 19:56:22 2021 +0200
tree
b8936d908832f97acaa744bad6699ba49f73f0a0
parent
6e8caf14a70a365991f571b8b51eee278b5e8ca9
[
diff
]
Fix la_test2 gl sim
verilog/dv/la_test2/la_test2.c
[
diff
]
1 file changed
tree: b8936d908832f97acaa744bad6699ba49f73f0a0
.github/
def/
docs/
gds/
lef/
mag/
maglef/
openlane/
signoff/
spi/
verilog/
caravel
.gitignore
.gitmodules
info.yaml
LICENSE
Makefile
README.md
README.md
Caravel User Project
:exclamation: Important Note
Please fill in your project documentation in this README.md file
Refer to
README
for this sample project documentation.