Auto updated submodule references
1 file changed
tree: 106aa88f152d8eb94242793f66dfd1a4f28f5a15
  1. .github/
  2. docs/
  3. gds/
  4. mag/
  5. netgen/
  6. openlane/
  7. verilog/
  8. xschem/
  9. .gitignore
  10. .gitmodules
  11. LICENSE
  12. Makefile
  13. README.md
README.md

Caravel Analog User

License CI Caravan Build


:exclamation: Important Note

This project is for testing rram-based building blocks and the programming circuit using for eFPGA.