commit: d5237bc9988ef998c8494a8464a23e466b65b75c
[log] [tgz]
author: anchitp <65496666+anchitp@users.noreply.github.com>
Tue Dec 28 18:02:52 2021 +0530
committer: GitHub <noreply@github.com>
Tue Dec 28 18:02:52 2021 +0530
tree: f4d35007fb43c875ccbe3cf4c4393012b248ca8c
parent: a6c5955177a33c9c7eb4beaaa0875b7f612adbf8 [diff]

Delete netgen directory

netgen/comp.out[Deleted - diff]
netgen/example_por.spice[Deleted - diff]
netgen/run_lvs_por.sh[Deleted - diff]
netgen/run_lvs_wrapper_verilog.sh[Deleted - diff]
netgen/run_lvs_wrapper_xschem.sh[Deleted - diff]
netgen/user_analog_project_wrapper.spice[Deleted - diff]

6 files changed

tree: f4d35007fb43c875ccbe3cf4c4393012b248ca8c

README.md

Caravel Analog User

:exclamation: Important Note

Please fill in your project documentation in this README.md file

:warning:	Use this sample project for analog user projects.

Refer to README for this sample project documentation.