Sign in
foss-eda-tools
/
third_party
/
shuttle
/
sky130
/
mpw-004
/
slot-016
/
fdad80fb342b6971d08b799f085c618b4a63fb3b
commit
fdad80fb342b6971d08b799f085c618b4a63fb3b
[
log
]
[
tgz
]
author
roman3017 <rbacik@hotmail.com>
Sat Dec 25 03:30:34 2021 +0000
committer
roman3017 <rbacik@hotmail.com>
Sat Dec 25 03:30:34 2021 +0000
tree
71009bf478acabe385cb9c37591fc5efc1767461
parent
8bdbd6807fd5d77321885c65bb84c50c8a18caae
[
diff
]
reorder macros
def/user_proj.def
[
diff
]
def/user_project_wrapper.def
[
diff
]
gds/user_proj.gds.gz
[
diff
]
gds/user_project_wrapper.gds.gz
[
diff
]
lef/user_proj.lef
[
diff
]
lef/user_project_wrapper.lef
[
diff
]
mag/user_proj.mag
[
diff
]
mag/user_project_wrapper.mag
[
diff
]
maglef/user_proj.mag
[
diff
]
maglef/user_project_wrapper.mag
[
diff
]
openlane/user_proj/pin_order.cfg
[
diff
]
openlane/user_proj/src/user_proj.v
[
diff
]
openlane/user_project_wrapper/config.tcl
[
diff
]
openlane/user_project_wrapper/macro.cfg
[
diff
]
openlane/user_project_wrapper/src/user_project_wrapper.v
[
diff
]
signoff/user_proj/final_summary_report.csv
[
diff
]
signoff/user_project_wrapper/final_summary_report.csv
[
diff
]
spi/lvs/user_proj.spice
[
diff
]
spi/lvs/user_project_wrapper.spice
[
diff
]
verilog/gl/user_proj.v
[
diff
]
verilog/gl/user_project_wrapper.v
[
diff
]
21 files changed
tree: 71009bf478acabe385cb9c37591fc5efc1767461
.github/
def/
docs/
gds/
lef/
lib/
mag/
maglef/
openlane/
signoff/
spi/
verilog/
caravel
.gitignore
LICENSE
Makefile
README.md
README.md
Caravel User Project
Refer to
README
for this sample project documentation.
