Sign in
foss-eda-tools
/
third_party
/
shuttle
/
sky130
/
mpw-004
/
slot-014
/
fa7d31fab50eada91d3b9160a7a8dbac5a22ed23
commit
fa7d31fab50eada91d3b9160a7a8dbac5a22ed23
[
log
]
author
dinesha <dineshannayya@users.noreply.github.com>
Sun Jun 06 14:48:25 2021 +0000
committer
dinesha <dineshannayya@users.noreply.github.com>
Sun Jun 06 14:48:25 2021 +0000
tree
bff4473e04a414a24e2524d866c126320c80fcb0
parent
ca4eda27fe306e9bce77f05b9676fbf93cbf6470
[
diff
]
synth script clean up
verilog/rtl/syntacore_scr1/synth/Makefile
[
diff
]
verilog/rtl/syntacore_scr1/synth/synth.tcl
[
diff
]
2 files changed
tree: bff4473e04a414a24e2524d866c126320c80fcb0
openlane/
verilog/
info.yaml
LICENSE
Makefile
README.md
README.md
Caravel User Project
:exclamation: Important Note
Please fill in your project documentation in this README.md file
Refer to
README
for this sample project documentation.