Google Git
Sign in
foss-eda-tools / third_party / shuttle / sky130 / mpw-004 / slot-010 / fe4778a90a6bf9680b95e6621ee9480ba7d89406 / . / verilog / rtl / eFPGA_core
tree: 456d322d4d507e99b367073daf1a31452467f9f8 [path history] [tgz]
  1. DSP_bot_ConfigMem.v
  2. DSP_bot_switch_matrix.v
  3. DSP_bot_tile.v
  4. DSP_tile.v
  5. DSP_top_ConfigMem.v
  6. DSP_top_switch_matrix.v
  7. DSP_top_tile.v
  8. E_CPU_IO_bot_ConfigMem.v
  9. E_CPU_IO_bot_switch_matrix.v
  10. E_CPU_IO_bot_tile.v
  11. E_CPU_IO_ConfigMem.v
  12. E_CPU_IO_switch_matrix.v
  13. E_CPU_IO_tile.v
  14. eFPGAcore_netlists.vh
  15. InPass4_frame_config_mux.v
  16. IO_1_bidirectional_frame_config_pass.v
  17. LUT4AB_ConfigMem.v
  18. LUT4AB_switch_matrix.v
  19. LUT4AB_tile.v
  20. LUT4c_frame_config_dffesr.v
  21. MULADD.v
  22. MUX8LUT_frame_config_mux.v
  23. N_term_DSP_switch_matrix.v
  24. N_term_DSP_tile.v
  25. N_term_RAM_IO_switch_matrix.v
  26. N_term_RAM_IO_tile.v
  27. N_term_single2_switch_matrix.v
  28. N_term_single2_tile.v
  29. N_term_single_switch_matrix.v
  30. N_term_single_tile.v
  31. OutPass4_frame_config_mux.v
  32. RAM_IO_ConfigMem.v
  33. RAM_IO_switch_matrix.v
  34. RAM_IO_tile.v
  35. RegFile_32x4.v
  36. RegFile_ConfigMem.v
  37. RegFile_switch_matrix.v
  38. RegFile_tile.v
  39. S_term_DSP_switch_matrix.v
  40. S_term_DSP_tile.v
  41. S_term_RAM_IO_switch_matrix.v
  42. S_term_RAM_IO_tile.v
  43. S_term_single2_switch_matrix.v
  44. S_term_single2_tile.v
  45. S_term_single_switch_matrix.v
  46. S_term_single_tile.v
  47. W_CPU_IO_bot_ConfigMem.v
  48. W_CPU_IO_bot_switch_matrix.v
  49. W_CPU_IO_bot_tile.v
  50. W_CPU_IO_ConfigMem.v
  51. W_CPU_IO_switch_matrix.v
  52. W_CPU_IO_tile.v
  53. W_IO_ConfigMem.v
  54. W_IO_switch_matrix.v
  55. W_IO_tile.v