Sign in
foss-eda-tools
/
third_party
/
shuttle
/
sky130
/
mpw-003
/
slot-040
/
c0f61f0d0ac5f42c522174b21c1120293f6d297a
commit
c0f61f0d0ac5f42c522174b21c1120293f6d297a
[
log
]
author
roman3017 <rbacik@hotmail.com>
Sat Nov 13 00:12:35 2021 -0800
committer
roman3017 <rbacik@hotmail.com>
Sat Nov 13 00:12:35 2021 -0800
tree
e9b28bd4b0ead418ea3df5696a7d575ea2acf457
parent
c5da9e9885e361d05dee2aa6303a69fc26423c8e
[
diff
]
Test1 project
README.md
[
diff
]
def/user_proj_example.def
[
diff
]
def/user_project_wrapper.def
[
diff
]
gds/user_proj_example.gds
[
diff
]
gds/user_project_wrapper.gds
[
diff
]
lef/user_proj_example.lef
[
diff
]
lef/user_project_wrapper.lef
[
diff
]
mag/user_proj_example.mag
[
diff
]
mag/user_project_wrapper.mag
[
diff
]
maglef/user_proj_example.mag
[
diff
]
maglef/user_project_wrapper.mag
[
diff
]
openlane/user_project_wrapper/pin_order.cfg
[
diff
]
signoff/user_proj_example/OPENLANE_VERSION
[
diff
]
signoff/user_proj_example/PDK_SOURCES
[
diff
]
signoff/user_proj_example/final_summary_report.csv
[
diff
]
signoff/user_project_wrapper/OPENLANE_VERSION
[
diff
]
signoff/user_project_wrapper/PDK_SOURCES
[
diff
]
signoff/user_project_wrapper/final_summary_report.csv
[
diff
]
spi/lvs/user_proj_example.spice
[
diff
]
verilog/gl/user_proj_example.v
[
diff
]
20 files changed
tree: e9b28bd4b0ead418ea3df5696a7d575ea2acf457
.github/
def/
docs/
gds/
lef/
mag/
maglef/
openlane/
signoff/
spi/
verilog/
caravel
.gitignore
.gitmodules
LICENSE
Makefile
README.md
README.md
Caravel User Project
Refer to
README
for this sample project documentation.
