Sign in
foss-eda-tools
/
third_party
/
shuttle
/
sky130
/
mpw-003
/
slot-036
/
2156bf6f2d3873270fb32e955905d764ead8e12d
commit
2156bf6f2d3873270fb32e955905d764ead8e12d
[
log
]
[
tgz
]
author
Manili <ma.nili@me.com>
Thu Nov 04 12:25:39 2021 +0330
committer
Manili <ma.nili@me.com>
Thu Nov 04 12:25:39 2021 +0330
tree
516804b52ebc22811abd6f0aeea316e856cd5b46
parent
8a96393d29d63d008cf15ddc795ed2f420009f1e
[
diff
]
first VSDMemSoC RTL2GDS flow run
def/user_proj_example.def
[
diff
]
def/user_project_wrapper.def
[
diff
]
gds/user_proj_example.gds
[
diff
]
gds/user_project_wrapper.gds
[
diff
]
lef/user_proj_example.lef
[
diff
]
lef/user_project_wrapper.lef
[
diff
]
mag/user_proj_example.mag
[
diff
]
mag/user_project_wrapper.mag
[
diff
]
maglef/user_proj_example.mag
[
diff
]
maglef/user_project_wrapper.mag
[
diff
]
openlane/user_project_wrapper/macro.cfg
[
diff
]
openlane/user_project_wrapper/pin_order.cfg
[
diff
]
signoff/user_proj_example/OPENLANE_VERSION
[
diff
]
signoff/user_proj_example/PDK_SOURCES
[
diff
]
signoff/user_proj_example/final_summary_report.csv
[
diff
]
signoff/user_project_wrapper/OPENLANE_VERSION
[
diff
]
signoff/user_project_wrapper/PDK_SOURCES
[
diff
]
signoff/user_project_wrapper/final_summary_report.csv
[
diff
]
spi/lvs/user_proj_example.spice
[
diff
]
spi/lvs/user_project_wrapper.spice
[
diff
]
verilog/gl/user_proj_example.v
[
diff
]
verilog/gl/user_project_wrapper.v
[
diff
]
22 files changed
tree: 516804b52ebc22811abd6f0aeea316e856cd5b46
.github/
def/
docs/
gds/
lef/
mag/
maglef/
openlane/
signoff/
spi/
verilog/
caravel
.gitignore
.gitmodules
LICENSE
Makefile
README.md
README.md
Caravel User Project
:exclamation: Important Note
Please fill in your project documentation in this README.md file
Refer to
README
for this sample project documentation.
