Sign in
foss-eda-tools
/
third_party
/
shuttle
/
sky130
/
mpw-003
/
slot-034
/
6d6a8848224b012f8cf78ae4747be9b9ee2cd56e
commit
6d6a8848224b012f8cf78ae4747be9b9ee2cd56e
[
log
]
[
tgz
]
author
theatomb <23560806+theatomb@users.noreply.github.com>
Thu Nov 04 12:17:16 2021 +0100
committer
theatomb <23560806+theatomb@users.noreply.github.com>
Thu Nov 04 12:17:16 2021 +0100
tree
3c2164909df245b272158af7714cb5511709fa80
parent
5636ff061ee5436bbe4676cf4a61de3903d444c8
[
diff
]
1st test working!
.gitignore
[
diff
]
def/core.def
[
diff
]
def/i_arbiter.def
[
diff
]
def/o_arbiter.def
[
diff
]
info.yaml
[
diff
]
lef/core.lef
[
diff
]
lef/i_arbiter.lef
[
diff
]
lef/o_arbiter.lef
[
diff
]
signoff/chip_controller/final_summary_report.csv
[
diff
]
signoff/i_arbiter/final_summary_report.csv
[
diff
]
signoff/o_arbiter/final_summary_report.csv
[
diff
]
signoff/sram_wrapper/final_summary_report.csv
[
diff
]
spi/lvs/core.spice
[
diff
]
spi/lvs/i_arbiter.spice
[
diff
]
spi/lvs/o_arbiter.spice
[
diff
]
verilog/dv/testBasicOps/Makefile
[Added -
diff
]
verilog/dv/testBasicOps/preview.gtkw
[Added -
diff
]
verilog/dv/testBasicOps/testBasicOps.c
[Added -
diff
]
verilog/dv/testBasicOps/testBasicOps.elf
[Added -
diff
]
verilog/dv/testBasicOps/testBasicOps.hex
[Added -
diff
]
verilog/dv/testBasicOps/testBasicOps_tb.v
[Added -
diff
]
verilog/dv/testOut/testOut_tb.v
[
diff
]
verilog/gl/core.v
[
diff
]
verilog/gl/i_arbiter.v
[
diff
]
verilog/gl/o_arbiter.v
[
diff
]
25 files changed
tree: 3c2164909df245b272158af7714cb5511709fa80
.github/
def/
docs/
lef/
openlane/
signoff/
spi/
verilog/
caravel
.gitignore
.gitmodules
info.yaml
Makefile
README.md
workflow.sh
README.md
Caravel User Project
:exclamation: Important Note
Please fill in your project documentation in this README.md file
Refer to
README
for this sample project documentation.
