commit	b309df02c0681ea79c2a1f540f287a1ee0dc64fe	[log] [tgz]
author	Dhayalakumar <61288836+dhayalakumarm@users.noreply.github.com>	Thu Oct 28 15:15:17 2021 +0530
committer	GitHub <noreply@github.com>	Thu Oct 28 15:15:17 2021 +0530
tree	68bdda660044be804862156123906bb0e0718bd6
parent	d995ec0e44b91efa3782df7b5e23f55e2889826e [diff]

Add files via upload

Makefile[Added - diff]
info.yaml[Added - diff]
verilog/dv/Makefile[Added - diff]
verilog/dv/README.md[Added - diff]
verilog/dv/io_ports/Makefile[Added - diff]
verilog/dv/io_ports/io_ports.c[Added - diff]
verilog/dv/io_ports/io_ports.hex[Added - diff]
verilog/dv/io_ports/io_ports_tb.v[Added - diff]
verilog/dv/la_test1/Makefile[Added - diff]
verilog/dv/la_test1/la_test1.c[Added - diff]
verilog/dv/la_test1/la_test1_tb.v[Added - diff]
verilog/dv/la_test2/Makefile[Added - diff]
verilog/dv/la_test2/la_test2.c[Added - diff]
verilog/dv/la_test2/la_test2_tb.v[Added - diff]
verilog/dv/mprj_stimulus/Makefile[Added - diff]
verilog/dv/mprj_stimulus/mprj_stimulus.c[Added - diff]
verilog/dv/mprj_stimulus/mprj_stimulus_tb.v[Added - diff]
verilog/dv/wb_port/Makefile[Added - diff]
verilog/dv/wb_port/wb_port.c[Added - diff]
verilog/dv/wb_port/wb_port_tb.v[Added - diff]
verilog/gl/user_proj_example.v[Added - diff]
verilog/gl/user_project_wrapper.v[Added - diff]
verilog/rtl/a.out[Added - diff]
verilog/rtl/bakup/user_proj_example.v[Added - diff]
verilog/rtl/bakup/user_project_wrapper.v[Added - diff]
verilog/rtl/uprj_netlists.v[Added - diff]
verilog/rtl/user_proj_example.v[Added - diff]
verilog/rtl/user_project_wrapper.v[Added - diff]

28 files changed

tree: 68bdda660044be804862156123906bb0e0718bd6

README.md

Fixed2Float_MPW3

This project is the fixed point to floating point converter targetted for any DSP operations.