Sign in
foss-eda-tools
/
third_party
/
shuttle
/
sky130
/
mpw-003
/
slot-026
/
093751b5187b7cc4539f2e143e471b057c693c3e
commit
093751b5187b7cc4539f2e143e471b057c693c3e
[
log
]
author
Tamas Hubai <mpw@htamas.net>
Tue Oct 26 17:19:07 2021 +0200
committer
Tamas Hubai <mpw@htamas.net>
Tue Oct 26 17:19:07 2021 +0200
tree
9949275651b5e0750ca7ff18096e80b60b8590c2
parent
297247d74d60bfd9da8b6037b7fc71776c2a6775
[
diff
]
Correct alu_dut to alu_inst
verilog/rtl/cpu_core.v
[
diff
]
1 file changed
tree: 9949275651b5e0750ca7ff18096e80b60b8590c2
.github/
def/
docs/
gds/
lef/
mag/
maglef/
openlane/
signoff/
spi/
verilog/
caravel
.gitignore
.gitmodules
info.yaml
LICENSE
Makefile
README.md
README.md
Caravel User Project
:exclamation: Important Note
Please fill in your project documentation in this README.md file
Refer to
README
for this sample project documentation.