Google Git
Sign in
foss-eda-tools/third_party/shuttle/sky130/mpw-003/slot-015/a4ec3960c4dc3055ce01fde714d71103cdfecaee/./verilog/rtl
tree: 0156b7284384ca6cbc56002092f1a792dc2f0370 [path history] [tgz]
  1. openram_defines.v
  2. openram_testchip.v
  3. sky130_sram_1kbyte_1rw1r_32x256_8.v
  4. sky130_sram_1kbyte_1rw1r_8x1024_8.v
  5. sky130_sram_1kbyte_1rw_32x256_8.v
  6. sky130_sram_2kbyte_1rw1r_32x512_8.v
  7. sky130_sram_2kbyte_1rw_32x512_8.v
  8. sky130_sram_4kbyte_1rw1r_32x1024_8.v
  9. sky130_sram_4kbyte_1rw_32x1024_8.v
  10. sky130_sram_4kbyte_1rw_64x512_8.v
  11. sky130_sram_8kbyte_1rw1r_32x2048_8.v
  12. sky130_sram_8kbyte_1rw_64x1024_8.v
  13. uprj_netlists.v
  14. user_proj_example.v
  15. user_project_wrapper.v