tree: ae318dc41b1c273fa19184d010420e38945c113a [path history] [tgz]
  1. .github/
  2. caravel/
  3. def/
  4. docs/
  5. gds/
  6. jobs/
  7. lef/
  8. mag/
  9. maglef/
  10. oas/
  11. openlane/
  12. signoff/
  13. spi/
  14. verilog/
  15. .gitignore
  16. .gitmodules
  17. LICENSE
  18. Makefile
  19. README.md
README.md

Caravel_peripheral_extender

License UPRJ_CI Caravel Build

Refer to README for this sample project documentation. This Project integrates various IP‘s like I2C, I2S, SPI ,QSPI, PWM, GPIO, UART, JTAG to the caravel SoC. The IP’s connect to the Caravel Wishbone Bus and use the User Adddessable space from address 0x3000_0000.