| CVC: Circuit Validation Check Version 1.0.0 |
| CVC: Log output to /openLANE_flow/designs/axmul/runs/run1/results/cvc/cvc_axmul.log |
| CVC: Error output to /openLANE_flow/designs/axmul/runs/run1/results/cvc/cvc_axmul.error.gz |
| CVC: Debug output to /openLANE_flow/designs/axmul/runs/run1/results/cvc/cvc_axmul.debug.gz |
| CVC: Start: Fri Oct 29 08:39:40 2021 |
| |
| Using the following parameters for CVC (Circuit Validation Check) from /openLANE_flow/scripts/cvc/sky130A/cvcrc.sky130A |
| CVC_TOP = 'axmul' |
| CVC_NETLIST = '/openLANE_flow/designs/axmul/runs/run1/results/cvc/axmul.cdl' |
| CVC_MODE = 'axmul' |
| CVC_MODEL_FILE = '/openLANE_flow/scripts/cvc/sky130A/cvc.sky130A.models' |
| CVC_POWER_FILE = '/openLANE_flow/designs/axmul/runs/run1/results/cvc/axmul.power' |
| CVC_FUSE_FILE = '' |
| CVC_REPORT_FILE = '/openLANE_flow/designs/axmul/runs/run1/results/cvc/cvc_axmul.log' |
| CVC_REPORT_TITLE = 'CVC $CVC_TOP' |
| CVC_CIRCUIT_ERROR_LIMIT = '100' |
| CVC_SEARCH_LIMIT = '100' |
| CVC_LEAK_LIMIT = '0.0002' |
| CVC_SOI = 'false' |
| CVC_SCRC = 'false' |
| CVC_VTH_GATES = 'false' |
| CVC_MIN_VTH_GATES = 'false' |
| CVC_IGNORE_VTH_FLOATING = 'false' |
| CVC_IGNORE_NO_LEAK_FLOATING = 'false' |
| CVC_LEAK_OVERVOLTAGE = 'true' |
| CVC_LOGIC_DIODES = 'false' |
| CVC_ANALOG_GATES = 'true' |
| CVC_BACKUP_RESULTS = 'false' |
| CVC_MOS_DIODE_ERROR_THRESHOLD = '0' |
| CVC_SHORT_ERROR_THRESHOLD = '0' |
| CVC_BIAS_ERROR_THRESHOLD = '0' |
| CVC_FORWARD_ERROR_THRESHOLD = '0' |
| CVC_FLOATING_ERROR_THRESHOLD = '0' |
| CVC_GATE_ERROR_THRESHOLD = '0' |
| CVC_LEAK?_ERROR_THRESHOLD = '0' |
| CVC_EXPECTED_ERROR_THRESHOLD = '0' |
| CVC_OVERVOLTAGE_ERROR_THRESHOLD = '0' |
| CVC_PARALLEL_CIRCUIT_PORT_LIMIT = '0' |
| CVC_CELL_ERROR_LIMIT_FILE = '' |
| CVC_CELL_CHECKSUM_FILE = '' |
| CVC_LARGE_CIRCUIT_SIZE = '10000000' |
| CVC_NET_CHECK_FILE = '' |
| End of parameters |
| |
| CVC: Reading device model settings... |
| CVC: Reading power settings... |
| CVC: Parsing netlist /openLANE_flow/designs/axmul/runs/run1/results/cvc/axmul.cdl |
| |
| Cdl fixed data size 792052 |
| Usage CDL: Time: 0 Memory: 31040 I/O: 8 Swap: 0 |
| CVC: Counting and linking... |
| CVC: Assigning IDs ... |
| Usage DB: Time: 0 Memory: 34732 I/O: 8 Swap: 0 |
| CVC: 51697(51697) instances, 726(726) nets, 75356(75356) devices. |
| Setting power for mode... |
| Setting models... |
| CVC: Setting models ... |
| Setting model tolerances... |
| CVC: Shorting switches... |
| model short... |
| Shorted 0 short |
| Setting instance power... |
| CVC: Linking devices... |
| |
| Usage EQUIV: Time: 0 Memory: 38652 I/O: 8 Swap: 0 |
| Power nets 21 |
| CVC: Shorting non conducting resistors... |
| CVC: Calculating resistor voltages... |
| Usage RES: Time: 0 Memory: 38652 I/O: 16 Swap: 0 |
| Power nets 21 |
| CVC: Calculating min/max voltages... |
| Processing trivial nets found 265 trivial nets |
| CVC: Ignoring invalid calculations... |
| CVC: Removed 0 calculations |
| Copying master nets |
| CVC: Ignoring non-conducting devices... |
| CVC: Ignored 0 devices |
| Usage MIN/MAX1: Time: 0 Memory: 38916 I/O: 16 Swap: 0 |
| Power nets 283 |
| ! Checking forward bias diode errors: |
| |
| ! Checking nmos source/drain vs bias errors: |
| |
| ! Checking nmos gate vs source errors: |
| |
| ! Checking pmos source/drain vs bias errors: |
| |
| ! Checking pmos gate vs source errors: |
| |
| Usage ERROR: Time: 0 Memory: 38916 I/O: 16 Swap: 0 |
| Saving min/max voltages... |
| CVC: Propagating Simulation voltages 1... |
| Usage SIM1: Time: 0 Memory: 39180 I/O: 16 Swap: 0 |
| Power nets 283 |
| Saving simulation voltages... |
| CVC: Propagating Simulation voltages 3... |
| Usage SIM2: Time: 0 Memory: 39180 I/O: 16 Swap: 0 |
| Power nets 283 |
| Added 0 latch voltages |
| CVC: Calculating min/max voltages... |
| Processing trivial nets found 265 trivial nets |
| CVC: Ignoring invalid calculations... |
| CVC: Removed 0 calculations |
| Copying master nets |
| CVC: Ignoring non-conducting devices... |
| CVC: Ignored 0 devices |
| Usage MIN/MAX2: Time: 0 Memory: 39180 I/O: 16 Swap: 0 |
| Power nets 545 |
| ! Checking overvoltage errors |
| |
| ! Checking nmos possible leak errors: |
| |
| ! Checking pmos possible leak errors: |
| |
| ! Checking mos floating input errors: |
| |
| ! Checking expected values: |
| |
| CVC: Error Counts |
| CVC: Fuse Problems: 0 |
| CVC: Min Voltage Conflicts: 0 |
| CVC: Max Voltage Conflicts: 0 |
| CVC: Leaks: 0 |
| CVC: LDD drain->source: 0 |
| CVC: HI-Z Inputs: 0 |
| CVC: Forward Bias Diodes: 0 |
| CVC: NMOS Source vs Bulk: 0 |
| CVC: NMOS Gate vs Source: 0 |
| CVC: NMOS Possible Leaks: 0 |
| CVC: PMOS Source vs Bulk: 0 |
| CVC: PMOS Gate vs Source: 0 |
| CVC: PMOS Possible Leaks: 0 |
| CVC: Overvoltage-VBG: 0 |
| CVC: Overvoltage-VBS: 0 |
| CVC: Overvoltage-VDS: 0 |
| CVC: Overvoltage-VGS: 0 |
| CVC: Unexpected voltage : 0 |
| CVC: Total: 0 |
| Usage Total: Time: 0 Memory: 39440 I/O: 48 Swap: 0 |
| Virtual net update/access 6201/3708335 |
| CVC: Log output to /openLANE_flow/designs/axmul/runs/run1/results/cvc/cvc_axmul.log |
| CVC: End: Fri Oct 29 08:39:40 2021 |
| |
