Google Git
Sign in
foss-eda-tools/third_party/shuttle/sky130/mpw-003/slot-003/7dd30705df4d305c55b540b8f2d8dbf645a32b50
commit
7dd30705df4d305c55b540b8f2d8dbf645a32b50
[log] [tgz]
author
embelon <78412338+embelon@users.noreply.github.com>
Wed Nov 03 19:12:45 2021 +0100
committer
embelon <78412338+embelon@users.noreply.github.com>
Wed Nov 03 19:12:45 2021 +0100
tree
b6876d7b9a7de46ac625a6a7de3d4fcafc5c106e
parent
21442045b0654388e299e4f4f1dcb201aa32d1b6 [diff]
Fixed includes to use verilog files from PDK installation, not pointing anymore to non-existing submodule.
1 file changed
tree: b6876d7b9a7de46ac625a6a7de3d4fcafc5c106e
  1. .github/
  2. def/
  3. docs/
  4. gds/
  5. lef/
  6. mag/
  7. maglef/
  8. openlane/
  9. signoff/
  10. spi/
  11. verilog/
  12. caravel
  13. wb_openram_wrapper
  14. .gitignore
  15. .gitmodules
  16. LICENSE
  17. Makefile
  18. README.md
README.md

Caravel User Project

License UPRJ_CI Caravel Build

:exclamation: Important Note

Please fill in your project documentation in this README.md file

Refer to README for this sample project documentation.